VERIFICATION OF INITIALIZATION SEQUENCES FOR SEQUENTIAL CIRCUITS BY USING DEPENDENCY MATRIXES

被引:0
|
作者
Morkunas, Kestutis [1 ]
Seinauskas, Rimantas [2 ]
机构
[1] Kaunas Univ Technol, Software Engn Dept, Kaunas, Lithuania
[2] Kaunas Univ Technol, ITPI, Kaunas, Lithuania
关键词
Sequential circuits; initialization sequences; partial reset and initialization; dependency matrixes;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This article suggests an approach to the verification of initializing sequences for sequential circuits. A software prototype emulating an actual circuit is used. Using a software prototype allows for an early test case generation. Initialization sequences search and multiple verification methods are explained. Approaches like using binary and ternary logics, matrixes, and random search are discussed, results are compared and differences are explained. Other researchers experimental results based on different methods yet same circuits are included as well. Results are based on ISCAS'89 benchmarks. Experimental results show, as-good-as, or better results for same benchmark circuits compared to other methods.
引用
收藏
页码:71 / 73
页数:3
相关论文
共 50 条
  • [31] Procedures for static compaction of test sequences for synchronous sequential circuits
    Pomeranz, I
    Reddy, SM
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (06) : 596 - 607
  • [32] On n-detection test sequences for synchronous sequential circuits
    Pomeranz, I
    Reddy, SM
    [J]. 15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 336 - 342
  • [33] TEST SEQUENCE GENERATION FOR SEQUENTIAL-CIRCUITS WITH DISTINGUISHING SEQUENCES
    HIGAMI, Y
    KAJIHARA, S
    KINOSHITA, K
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1993, E76A (10) : 1730 - 1737
  • [34] Generation of test sequences with low power dissipation for sequential circuits
    Higami, Y
    Kobayashi, S
    Takamatsu, Y
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2004, E87D (03): : 530 - 536
  • [35] New static compaction techniques of Test Sequences for sequential circuits
    Corno, F
    Prinetto, P
    Rebaudengo, M
    Reorda, MS
    [J]. EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS, 1997, : 37 - 43
  • [36] SYNTHESIS OF TESTABLE SEQUENTIAL-CIRCUITS WITH REDUCED CHECKING SEQUENCES
    SHIBATANI, S
    KINOSHITA, K
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1993, E76D (07) : 739 - 746
  • [37] Formal Verification of Sequential Circuits in Superconducting Single Flux Quantum Technologies
    Fayyazi, Arash
    Munir, Mustafa
    Athrey, Sumukh
    Nazarian, Shahin
    Pedram, Massoud
    [J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2023, 33 (05)
  • [38] Robust QBF Encodings for Sequential Circuits with Applications to Verification, Debug, and Test
    Mangassarian, Hratch
    Veneris, Andreas
    Benedetti, Marco
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2010, 59 (07) : 981 - 994
  • [39] An efficient verification method for a class of multi-phase sequential circuits
    Boyer, FR
    Aboulhamid, E
    Savaria, Y
    [J]. ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 510 - 515
  • [40] IDENTIFICATION OF INDUCTIVE PROPERTIES DURING VERIFICATION OF SYNCHRONOUS SEQUENTIAL-CIRCUITS
    CHAKRABARTI, I
    SARKAR, D
    MAJUMDAR, AK
    [J]. JOURNAL OF AUTOMATED REASONING, 1995, 14 (03) : 427 - 462