VERIFICATION OF INITIALIZATION SEQUENCES FOR SEQUENTIAL CIRCUITS BY USING DEPENDENCY MATRIXES

被引:0
|
作者
Morkunas, Kestutis [1 ]
Seinauskas, Rimantas [2 ]
机构
[1] Kaunas Univ Technol, Software Engn Dept, Kaunas, Lithuania
[2] Kaunas Univ Technol, ITPI, Kaunas, Lithuania
关键词
Sequential circuits; initialization sequences; partial reset and initialization; dependency matrixes;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This article suggests an approach to the verification of initializing sequences for sequential circuits. A software prototype emulating an actual circuit is used. Using a software prototype allows for an early test case generation. Initialization sequences search and multiple verification methods are explained. Approaches like using binary and ternary logics, matrixes, and random search are discussed, results are compared and differences are explained. Other researchers experimental results based on different methods yet same circuits are included as well. Results are based on ISCAS'89 benchmarks. Experimental results show, as-good-as, or better results for same benchmark circuits compared to other methods.
引用
收藏
页码:71 / 73
页数:3
相关论文
共 50 条
  • [21] A COMPARISON OF LINEAR SEQUENTIAL CIRCUITS AND ARITHMETIC SEQUENCES
    MANDELBAUM, D
    [J]. IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1967, EC16 (02): : 151 - +
  • [22] Generalized analysis of electrical circuits by using hypernion matrixes
    Berkovich, Y.
    Shenkman, A.
    [J]. 2007 AFRICON, VOLS 1-3, 2007, : 1058 - 1063
  • [23] On static compaction of test sequences for synchronous sequential circuits
    Pomeranz, I
    Reddy, SM
    [J]. 33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 215 - 220
  • [24] Preserving synchronizing sequences of sequential circuits after retiming
    Mneimneh, MN
    Sakallah, KA
    Moondanos, J
    [J]. ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 579 - 584
  • [25] Static compaction of test sequences for synchronous sequential circuits
    Xu, CP
    Li, Z
    Mo, W
    [J]. ICEMI'2003: PROCEEDINGS OF THE SIXTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOLS 1-3, 2003, : 160 - 163
  • [26] TRANS: Efficient sequential verification of loop-free circuits
    Khasidashvili, Z
    Moondanos, J
    Hanna, Z
    [J]. SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2002, : 115 - 120
  • [27] TEST-GENERATION AND VERIFICATION FOR HIGHLY SEQUENTIAL-CIRCUITS
    GHOSH, A
    DEVADAS, S
    NEWTON, AR
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (05) : 652 - 667
  • [28] Approximate equivalence verification of sequential circuits via genetic algorithms
    Corno, F
    Reorda, MS
    Squillero, G
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 754 - 755
  • [29] On removing redundancies from synchronous sequential circuits with synchronizing sequences
    Pomeranz, I
    Reddy, SM
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1996, 45 (01) : 20 - 32
  • [30] On finding don't cares in test sequences for sequential circuits
    Higami, Yoshinobu
    Kajihara, Seiji
    Pomeranz, Irith
    Kobayashi, Shin-ya
    Takamatsu, Yuzo
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2006, E89D (11): : 2748 - 2755