Impedance of Power Distribution Networks in TSV-based 3D-ICs

被引:0
|
作者
Kim, Kiyeong [1 ]
Pak, Jun So [1 ]
Kim, Heegon [1 ]
Lee, Junho [2 ]
Park, Kunwoo [2 ]
Kim, Joungho [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Dept Elect Engn, Daejeon, South Korea
[2] Hynix Semicond Inc, Adv Design Team, Icheon, Kyoungki Do, South Korea
关键词
MODEL; SILICON;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
To estimate the simultaneous switching noise (SSN) on the three dimensional VDDQ power distribution network (3D VDDQ PDN) in a TSV-based GPU system, the PDN impedance (ZPDN) and the pull up impedance (Zpull-up) of the VDDQ PDN in the GPU system were first estimated and analyzed. The GPU system consisted of a GPU, quadruple-stacked DRAMs, a silicon interposer and an organic package. The impedance estimation method, based on a segmentation method and a balancedtransmission line method (Balanced-TLM), was used for the estimation of the PDN impedance and the pull-up impedance of the 3D VDDQ PDN, combining the models of the chip PDNs, S/G lines, P/G TSV pairs, and a package PDN. The PDN impedance and the pull up impedance were also analysed with respect to the variation in the number of the P/G TSV.
引用
收藏
页数:4
相关论文
共 50 条
  • [41] P/G TSV Planning for IR-drop Reduction in 3D-ICs
    Wang, Shengcheng
    Firouzi, Farshad
    Oboril, Fabian
    Tahoori, Mehdi B.
    [J]. 2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
  • [42] Modeling and Analysis of PDN Impedance and Switching Noise in TSV-Based 3-D Integration
    He, Huanyu
    Lu, James Jian-Qiang
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (04) : 1241 - 1247
  • [43] Testing TSV-Based Three-Dimensional Stacked ICs
    Marinissen, Erik Jan
    [J]. 2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 1689 - 1694
  • [44] Challenges and Emerging Solutions in Testing TSV-Based 21/2D-and 3D-Stacked ICs
    Marinissen, Erik Jan
    [J]. DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 1277 - 1282
  • [45] Thermal Estimation for 3D-ICs through Generative Networks
    Kashyap, Priyank
    Ravichandiran, Prasanth Prabu
    Wang, Lee
    Baron, Dror
    Wong, Chau-Wai
    Wu, Tianfu
    Franzon, Paul
    [J]. 2023 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE, 3DIC, 2023,
  • [46] Frequency-Dependent Characteristics and Parametric Modeling of the Silicon Substrate in TSV-Based 3-D ICs
    Zhao, Yingbo
    Fan, Qingyang
    [J]. IEEE ACCESS, 2022, 10 : 134349 - 134355
  • [47] Co-optimization of fault tolerance, wirelength and temperature mitigation in TSV-based 3D ICs
    Zhao, Yi
    Khursheed, Saqib
    Al-Hashimi, Bashir M.
    Zhao, Zhiwen
    [J]. 2016 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2016,
  • [48] A TSV Test Structure for Simultaneously Detecting Resistive Open and Bridge Defects in 3D-ICs
    Lee, Young-woo
    Kim, Junghwan
    Choi, Inhyuk
    Kang, Sungho
    [J]. 2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 129 - 130
  • [49] The study of TSV-induced and strained silicon-enhanced stress in 3D-ICs
    Zhou, Jindong
    Chen, Yuyang
    Jing, Youliang
    Zhou, Pingqiang
    [J]. INTEGRATION-THE VLSI JOURNAL, 2023, 88 : 196 - 202
  • [50] Test Techniques for 3D-ICs
    Yotsuyanagi H.
    [J]. Journal of Japan Institute of Electronics Packaging, 2023, 26 (07) : 669 - 674