共 50 条
- [41] P/G TSV Planning for IR-drop Reduction in 3D-ICs [J]. 2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
- [43] Testing TSV-Based Three-Dimensional Stacked ICs [J]. 2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 1689 - 1694
- [44] Challenges and Emerging Solutions in Testing TSV-Based 21/2D-and 3D-Stacked ICs [J]. DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 1277 - 1282
- [45] Thermal Estimation for 3D-ICs through Generative Networks [J]. 2023 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE, 3DIC, 2023,
- [47] Co-optimization of fault tolerance, wirelength and temperature mitigation in TSV-based 3D ICs [J]. 2016 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2016,
- [48] A TSV Test Structure for Simultaneously Detecting Resistive Open and Bridge Defects in 3D-ICs [J]. 2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 129 - 130
- [50] Test Techniques for 3D-ICs [J]. Journal of Japan Institute of Electronics Packaging, 2023, 26 (07) : 669 - 674