共 50 条
- [1] A fault-tolerant and congestion-aware architecture for wireless networks-on-chip [J]. Wireless Networks, 2019, 25 : 3675 - 3687
- [2] A Fault-Tolerant and Congestion-Aware Routing Algorithm for Networks-on-Chip [J]. PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, : 139 - 144
- [3] A new Fault-tolerant and Congestion-aware Adaptive Routing Algorithm for Regular Networks-on-Chip [J]. 2011 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION (CEC), 2011, : 2465 - 2472
- [5] PARS - An Efficient Congestion-Aware Routing Method for Networks-on-Chip [J]. 2012 16TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS), 2012, : 166 - 171
- [6] Design of Fault-Tolerant and Reliable Networks-on-Chip [J]. 2015 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2015, : 545 - 550
- [7] Fault-Tolerant Routing Methodology for Networks-on-Chip [J]. 2017 27TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2017,
- [9] Dynamically Reconfigurable Architecture for Fault-tolerant 2D Networks-on-Chip [J]. 2017 26TH INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND NETWORKS (ICCCN 2017), 2017,
- [10] Networks-on-chip: The quest for on-chip fault-tolerant communication [J]. ISVLSI 2003: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW TRENDS AND TECHNOLOGIES FOR VLSI SYSTEMS DESIGN, 2003, : 8 - 12