PARS - An Efficient Congestion-Aware Routing Method for Networks-on-Chip

被引:0
|
作者
Chang, Xin [1 ]
Ebrahimi, Masoumeh [1 ]
Daneshtalab, Masoud [1 ]
Westerlund, Tomi [1 ]
Plosila, Juha [1 ]
机构
[1] Univ Turku, Dept Informat Technol, SF-20500 Turku, Finland
关键词
Network-on-Chip; congestion awareness; highly adaptiveness; minimal routing algorithm; mesh topology; two-dimensional networks; PROTOCOL;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The performance of NoCs (Networks-On-Chip) highly relies on the routing algorithm. Despite the higher implementation complexity compared with deterministic routing, adaptive routing has several merits, such as lower latency, higher throughput and better fault-tolerance performance. Most of the existing adaptive routing algorithms are based on the comparison of the horizontal and vertical congestion status in the network. However the performance of adaptive routing schemes suffers from the inadequate global congestion information. To address this issue, we proposed a novel routing algorithm with a congestion aware subnetwork to obtain more accurate non-local congestion information. This subnetwork will propagate the congestion information along the paths directly towards the destination. To find a less congested path, PARS (Path-Aware Routing Scheme) uses the congestion information of paths in a straight direction towards the destination rather than local congestion information. The simulation results reveal that the new presented scheme can offer better performance under different traffic profiles with a small hardware overhead.
引用
收藏
页码:166 / 171
页数:6
相关论文
共 50 条
  • [1] A Fault-Tolerant and Congestion-Aware Routing Algorithm for Networks-on-Chip
    Valinataj, Mojtaba
    Mohammadi, Siamak
    Plosila, Juha
    Liljeberg, Pasi
    [J]. PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, : 139 - 144
  • [2] A congestion-aware routing algorithm for mesh-based platform networks-on-chip
    Taherkhani, N.
    Akbar, R.
    Safaei, F.
    Moudi, M.
    [J]. MICROELECTRONICS JOURNAL, 2021, 114
  • [3] A novel congestion-aware routing algorithm with prediction in mesh-based networks-on-chip
    Akbar, R.
    Safaei, F.
    [J]. NANO COMMUNICATION NETWORKS, 2020, 26
  • [4] A novel adaptive congestion-aware and load-balanced routing algorithm in networks-on-chip
    Khodadad, Ehsan
    Akbar, Reza
    Safaei, Farshad
    [J]. COMPUTERS & ELECTRICAL ENGINEERING, 2018, 71 : 60 - 76
  • [5] A Novel Congestion-aware and Adaptive Routing Algorithm in Mesh-based Networks-on-Chip with Segmentation
    Akbar, R.
    Safaei, F.
    [J]. 2017 19TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS), 2017, : 40 - 45
  • [6] A new Fault-tolerant and Congestion-aware Adaptive Routing Algorithm for Regular Networks-on-Chip
    Kia, Hamed S.
    Ababei, Cristinel
    [J]. 2011 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION (CEC), 2011, : 2465 - 2472
  • [7] ACDC: An Accuracy- and Congestion-aware Dynamic Traffic Control Method for Networks-on-Chip
    Xiao, Siyuan
    Wang, Xiaohang
    Palesi, Maurizio
    Singh, Amit Kumar
    Mak, Terrence
    [J]. 2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 630 - 633
  • [8] A fault-tolerant and congestion-aware architecture for wireless networks-on-chip
    Mortazavi, Seyed Hassan
    Akbar, Reza
    Safaei, Farshad
    Rezaei, Amin
    [J]. WIRELESS NETWORKS, 2019, 25 (06) : 3675 - 3687
  • [9] A fault-tolerant and congestion-aware architecture for wireless networks-on-chip
    Seyed Hassan Mortazavi
    Reza Akbar
    Farshad Safaei
    Amin Rezaei
    [J]. Wireless Networks, 2019, 25 : 3675 - 3687
  • [10] Implementation and Evaluation of a Congestion Aware Routing Algorithm for Networks-on-Chip
    Tedesco, Leonel
    Rosa, Thiago
    Clermidy, Fabien
    Calazans, Ney
    Moraes, Fernando
    [J]. SBCCI 2010: 23RD SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2010, : 91 - 96