Study of thermal effects on thin double gate SOI MOSFETs characteristics

被引：0
|
作者：
Gharabagi, R [1 ]
机构：
[1] St Louis Univ, Dept Elect Engn, St Louis, MO 63103 USA
来源：
2004 IEEE REGION 5 CONFERENCE: ANNUAL TECHNICAL AND LEADERSHIP WORKSHOP | 2004年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
A quasi two dimensional model is developed for a fully depleted (FD) double gate Silicon on Insulator (SOI) Metal Oxide Semiconductor (MOS) Transistors for the strong inversion regime. Front and back gate effects are accounted for. Small geometry effects such as carrier velocity saturation, mobility degradation, and channel length modulation effects are included. Lattice and carriers are considered to be at thermal equilibrium. The thermal effects are included in carrier mobility, threshold voltage, and intrinsic concentration. IN characteristics in the saturation region include the effects of impact ionization current and parasitic bipolar transistor.
引用
收藏
页码：107 / 111
页数：5
相关论文
共 50 条
  • [21] ANALYTICAL SURFACE-POTENTIAL EXPRESSION FOR THIN-FILM DOUBLE-GATE SOI MOSFETS
    SUZUKI, K
    TANAKA, T
    TOSAKA, Y
    HORIE, H
    ARIMOTO, Y
    ITOH, T
    SOLID-STATE ELECTRONICS, 1994, 37 (02) : 327 - 332
  • [22] Short channel effects and subthreshold operation in single and double gate deep submicron SOI MOSFETS
    Rauly, E
    Potavin, O
    Balestra, F
    Raynaud, C
    PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON SILICON-ON-INSULATOR TECHNOLOGY AND DEVICES, 1999, 99 (03): : 266 - 271
  • [23] Analysis of quasi double gate method for performance prediction of deep submicron double gate SOI MOSFETs
    Kranti, A
    Chung, TM
    Flandre, D
    Raskin, JP
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2005, 20 (05) : 423 - 429
  • [24] Mobility enhancement in (110)-oriented ultra-thin-body single-gate and double-gate SOI MOSFETs
    Hiramoto, Toshiro
    Tsutsui, Gen
    Saitoh, Masurni
    Nagumo, Toshiharu
    Saraya, Takuya
    2006 INTERNATIONAL WORKSHOP ON NANO CMOS, PROCEEDINGS, 2006, : 44 - 55
  • [25] Characteristics of double-gate, dual-strained-channel, fully-depleted SOI MOSFETs
    Department of Electronic Engineering, Xi'an University of Technology, Xi'an 710048, China
    Pan Tao Ti Hsueh Pao, 2008, 2 (338-343): : 338 - 343
  • [26] Prediction of I-V characteristics of double-gate SOI MOSFETs with ultrathin semiconductor layer
    Janik, T.
    Majkusiak, B.
    Jakubowski, A.
    2000, Inst Electron Technol, Warszawa, Poland (33):
  • [27] ANALYTICAL MODELS FOR N(+)-P(+) DOUBLE-GATE SOI MOSFETS
    SUZUKI, K
    SUGII, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (11) : 1940 - 1948
  • [28] A simple modelling of device speed in double-gate SOI MOSFETs
    Rajendran, K
    Samudra, G
    MICROELECTRONICS JOURNAL, 2000, 31 (04) : 255 - 259
  • [29] Mobility issues in double-gate SOI MOSFETs: Characterization and analysis
    Rodriguez, N.
    Cristoloveanu, S.
    Nguyen, L. Pham
    Garniz, F.
    ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, : 271 - +
  • [30] Simulation of tunneling gate current in ultra-thin SOI MOSFETs
    Fiegna, C
    Abramo, A
    2001 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, PROCEEDINGS, 2001, : 110 - 113
12345