Study of thermal effects on thin double gate SOI MOSFETs characteristics

被引：0
|
作者：
Gharabagi, R [1 ]
机构：
[1] St Louis Univ, Dept Elect Engn, St Louis, MO 63103 USA
来源：
2004 IEEE REGION 5 CONFERENCE: ANNUAL TECHNICAL AND LEADERSHIP WORKSHOP | 2004年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
A quasi two dimensional model is developed for a fully depleted (FD) double gate Silicon on Insulator (SOI) Metal Oxide Semiconductor (MOS) Transistors for the strong inversion regime. Front and back gate effects are accounted for. Small geometry effects such as carrier velocity saturation, mobility degradation, and channel length modulation effects are included. Lattice and carriers are considered to be at thermal equilibrium. The thermal effects are included in carrier mobility, threshold voltage, and intrinsic concentration. IN characteristics in the saturation region include the effects of impact ionization current and parasitic bipolar transistor.
引用
收藏
页码：107 / 111
页数：5
相关论文
共 50 条
  • [1] Ultimately thin double-gate SOI MOSFETs
    Ernst, T
    Cristoloveanu, S
    Ghibaudo, G
    Ouisse, T
    Horiguchi, S
    Ono, Y
    Takahashi, Y
    Murase, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (03) : 830 - 838
  • [2] Characterization of ultra-thin SOI films for double-gate MOSFETs
    Allibert, F
    Vinet, M
    Lolivier, J
    Deleonibus, S
    Cristoloveanu, S
    2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 187 - 188
  • [3] PUNCHTHROUGH PATH IN DOUBLE GATE SOI MOSFETS
    NIU, GF
    RUAN, G
    SOLID-STATE ELECTRONICS, 1995, 38 (10) : 1848 - 1850
  • [4] Numerical study of C-V characteristics of double-gate ultrathin SOI MOSFETs
    Watanabe, Hiroshi
    Uchida, Ken
    Kinoshita, Atsuhiro
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (01) : 52 - 58
  • [5] Total dose effects on double gate fully depleted SOI MOSFETs
    Jun, BG
    Xiong, HD
    Sternberg, AL
    Cirba, CR
    Chen, DK
    Schrimpf, RD
    Fleetwood, DM
    Schwank, JR
    Cristoloveanu, S
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2004, 51 (06) : 3767 - 3772
  • [6] Experimental gate misalignment analysis on double gate SOI MOSFETs
    Widiez, J
    Daugé, F
    Vinet, M
    Poiroux, T
    Previtali, B
    Mouis, M
    Deleonibus, S
    2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2004, : 185 - 186
  • [7] Study of low field electron transport in ultra-thin single and double gate SOI MOSFETS
    Esseni, D
    Abramo, A
    Selmi, L
    Sangiorgi, E
    INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 719 - 722
  • [8] Study of the corner effects on pi-gate SOI MOSFETs
    Ruiz, F. G.
    Godoy, A.
    Gamiz, F.
    Donetti, L.
    Sampedro, C.
    2007 SPANISH CONFERENCE ON ELECTRON DEVICES, PROCEEDINGS, 2007, : 76 - +
  • [9] An Efficient Threshold Voltage Model for Ultra Thin Body Double Gate/SOI MOSFETs
    Mohammadi, Saeed
    Afzali-Kusha, Ali
    ULIS 2009: 10TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION OF SILICON, 2009, : 345 - 348
  • [10] Hot-carrier effects in single- and double-gate thin-film SOI MOSFETs
    Jomaah, J.
    Balestra, F.
    Ghibaudo, G.
12345