Experimental gate misalignment analysis on double gate SOI MOSFETs

被引：21
|
作者：
Widiez, J [1 ]
Daugé, F [1 ]
Vinet, M [1 ]
Poiroux, T [1 ]
Previtali, B [1 ]
Mouis, M [1 ]
Deleonibus, S [1 ]
机构：
[1] CEA, DRT, LETI, F-38054 Grenoble 9, France
来源：
2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS | 2004年
关键词：
D O I：
10.1109/SOI.2004.1391609
中图分类号：
TH7 [仪器、仪表];
学科分类号：
0804 ; 080401 ; 081102 ;
摘要：
引用
收藏
页码：185 / 186
页数：2
相关论文
共 50 条
  • [1] Impact of Gate Misalignment in Triple-Gate MOSFETs Fabricated on SOI Substrate
    Na, K-I
    Cristoloveanu, S.
    Xiong, W.
    Lee, J-H
    Bae, Y.
    ECS SOLID STATE LETTERS, 2012, 1 (02) : Q20 - Q22
  • [2] High Tolerance to Gate Misalignment in Graded Channel Double Gate SOI n-MOSFETs: Small Signal parameter Analysis
    Sharma, Rupendra Kumar
    Gupta, Mridula
    Gupta, R. S.
    APMC: 2008 ASIA PACIFIC MICROWAVE CONFERENCE (APMC 2008), VOLS 1-5, 2008, : 3135 - 3138
  • [3] PUNCHTHROUGH PATH IN DOUBLE GATE SOI MOSFETS
    NIU, GF
    RUAN, G
    SOLID-STATE ELECTRONICS, 1995, 38 (10) : 1848 - 1850
  • [4] Analysis of quasi double gate method for performance prediction of deep submicron double gate SOI MOSFETs
    Kranti, A
    Chung, TM
    Flandre, D
    Raskin, JP
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2005, 20 (05) : 423 - 429
  • [5] High tolerance to gate misalignment in low voltage gate-underlap double gate MOSFETs
    Kranti, Abhinav
    Armstrong, G. Alastair
    IEEE ELECTRON DEVICE LETTERS, 2008, 29 (05) : 503 - 505
  • [6] Mobility issues in double-gate SOI MOSFETs: Characterization and analysis
    Rodriguez, N.
    Cristoloveanu, S.
    Nguyen, L. Pham
    Garniz, F.
    ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, : 271 - +
  • [7] Dual-Material Double-Gate SOI n-MOSFET: Gate Misalignment Analysis
    Sharma, Rupendra Kumar
    Gupta, Ritesh
    Gupta, Mridula
    Gupta, R. S.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (06) : 1284 - 1291
  • [8] Ultimately thin double-gate SOI MOSFETs
    Ernst, T
    Cristoloveanu, S
    Ghibaudo, G
    Ouisse, T
    Horiguchi, S
    Ono, Y
    Takahashi, Y
    Murase, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (03) : 830 - 838
  • [9] SCALING THEORY FOR DOUBLE-GATE SOI MOSFETS
    SUZUKI, K
    TANAKA, T
    TOSAKA, Y
    HORIE, H
    ARIMOTO, Y
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (12) : 2326 - 2329
  • [10] A rigorous simulation based study of gate misalignment effects in gate engineered double-gate (DG) MOSFETs
    Sarangi, Santunu
    Bhushan, Shiv
    Santra, Abirmoya
    Dubey, Sarvesh
    Jit, Satyabrata
    Tiwari, Pramod Kumar
    SUPERLATTICES AND MICROSTRUCTURES, 2013, 60 : 263 - 279
12345