Experimental gate misalignment analysis on double gate SOI MOSFETs

被引：21
|
作者：
Widiez, J [1 ]
Daugé, F [1 ]
Vinet, M [1 ]
Poiroux, T [1 ]
Previtali, B [1 ]
Mouis, M [1 ]
Deleonibus, S [1 ]
机构：
[1] CEA, DRT, LETI, F-38054 Grenoble 9, France
来源：
2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS | 2004年
关键词：
D O I：
10.1109/SOI.2004.1391609
中图分类号：
TH7 [仪器、仪表];
学科分类号：
0804 ; 080401 ; 081102 ;
摘要：
引用
收藏
页码：185 / 186
页数：2
相关论文
共 50 条
  • [21] Experimental evaluation of gate architecture influence on DG SOI MOSFETs performance
    Widiez, J
    Lolivier, J
    Vinet, M
    Poiroux, T
    Previtali, B
    Daugé, F
    Mouis, M
    Deleonibus, S
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (08) : 1772 - 1779
  • [22] Role of the gate in ballistic nanowire SOI MOSFETs
    Mangla, A.
    Sallese, J. -M.
    Sampedro, C.
    Gamiz, F.
    Enz, C.
    SOLID-STATE ELECTRONICS, 2015, 112 : 24 - 28
  • [23] MEASUREMENT OF INTRINSIC GATE CAPACITANCES OF SOI MOSFETS
    FLANDRE, D
    VANDEWIELE, F
    JESPERS, PGA
    HAOND, M
    IEEE ELECTRON DEVICE LETTERS, 1990, 11 (07) : 291 - 293
  • [24] Performance Analysis of Nanoscale Double Gate MOSFETs with High-κ Gate Stack
    Farzana, Esmat
    Chowdhury, Shuvro
    Ahmed, Rizvi
    Khan, M. Ziaur Rahman
    MECHANICAL AND AEROSPACE ENGINEERING, PTS 1-7, 2012, 110-116 : 1892 - 1899
  • [25] Characterization of ultra-thin SOI films for double-gate MOSFETs
    Allibert, F
    Vinet, M
    Lolivier, J
    Deleonibus, S
    Cristoloveanu, S
    2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 187 - 188
  • [26] A study of the threshold voltage variations for ultrathin body double gate SOI MOSFETs
    Tang, CS
    Lo, SC
    Lee, JW
    Tsai, JH
    Li, YM
    NSTI NANOTECH 2004, VOL 3, TECHNICAL PROCEEDINGS, 2004, : 145 - 148
  • [27] Impact of asymmetric channel configuration on the linearity of double-gate SOI MOSFETs
    Pavanello, Marcelo Antonio
    Cerdeira, Antonio
    Martino, Joao Antonio
    Raskin, Jean-Pierre
    Flandre, Denis
    PROCEEDINGS OF THE 6TH INTERNATIONAL CARIBBEAN CONFERENCE ON DEVICES, CIRCUITS, AND SYSTEMS, 2006, : 187 - +
  • [28] A review of core compact models for undoped double-gate SOI MOSFETs
    Ortiz-Conde, Adelmo
    Garcia-Sanchez, Francisco J.
    Muci, Juan
    Malobabic, Slavica
    Liou, Juin J.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (01) : 131 - 140
  • [29] Monte Carlo simulation of electron mobility in double gate SOI-MOSFETs.
    Gamiz, F
    Roldan, JB
    LopezVillanueva, JA
    Carceller, JE
    PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON SILICON-ON-INSULATOR TECHNOLOGY AND DEVICES, 1997, 97 (23): : 233 - 238
  • [30] 2D analysis of bottom gate misalignment and process tolerant for sub-100nm symmetric double-gate MOSFETs
    Shen, J
    Man, TY
    Chan, M
    2003 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2003, : 201 - 204
12345