A low-power soft error tolerant latch scheme

被引：0

作者：

Tajima, Saki ^{[1
]}

Shi, Youhua ^{[1
]}

Togawa, Nozomu ^{[1
]}

Yanagisawa, Masao ^{[1
]}

机构：

[1] Waseda Univ, Shinjuku Ku, Okubo 3-4-1, Tokyo 1698555, Japan

来源：

PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON) | 2015年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

As process technology continues scaling, low power and reliability of integrated circuits are becoming more critical than ever before. Particularly, due to the reduction of node capacitance and operating voltage for low power consumption, it makes the circuits more sensitive to high-energy particles induced soft errors. In this paper, a soft-error tolerant latch called TSPC-SEH is proposed for soft error tolerance with low power consumption. The simulation results show that the proposed TSPC-SEH latch can achieve up to 42% power consumption reduction and 54% delay improvement compared to the existing soft error tolerant SEH and DICE designs.

引用

页数：4

共 50 条

[21] Integrating scan design and soft error correction in low-power applications
Imhof, Michael E.
Wunderlich, Hans-Joachim
Zoellin, Christian G.
14TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2008, : 59 - 64
[22] A Low-Area, Low-Power, and Low-Leakage Error-Detecting Latch for Timing-Error Resilient System Designs
Liu, Chien-Tung
Chang, Zhe-Wei
Wei, Shih-Nung
Wang, Jinn-Shyan
Lin, Tay-Jyi
2018 31ST IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2018, : 302 - 307
[23] A Soft-Error-Immune Quadruple-Node-Upset Tolerant Latch
Huang, Zhengfeng
Duan, Lanxi
Zhang, Yan
Ni, Tianming
Yan, Aibin
IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 2023, 59 (03) : 2621 - 2632
[24] Reliable ultra-low-voltage low-power probabilistic-based noise-tolerant latch design
Wey, I-Chyn
Lan, Yi-Jung
Peng, Chien-Chang
MICROELECTRONICS RELIABILITY, 2013, 53 (12) : 2057 - 2069
[25] Low-power latch comparator with accurate hysteresis control
Khanfir, Leila
Mouine, Jaouhar
JOURNAL OF ELECTRICAL ENGINEERING-ELEKTROTECHNICKY CASOPIS, 2020, 71 (06): : 379 - 387
[26] Exploring Error-Tolerant Low-Power Multiple-output Read Scheme for Memristor-Based Memory Arrays
Adeyemo, Adedotun A.
Mathew, Jimson
Jabir, Abusaleh M.
Pradhan, Dhiraj K.
PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2015, : 17 - 20
[27] Low-power and low-offset comparator using latch load
Jung, Y.
Lee, S.
Chae, J.
Temes, G. C.
ELECTRONICS LETTERS, 2011, 47 (03) : 167 - U649
[28] A Low-Power Low-Area Error-Detecting Latch for Resilient Architectures in 28-nm FDSOI
Tadros, Ramy N.
Hua, Weizhe
Moreira, Matheus T.
Calazans, Ney L. V.
Beerel, Peter A.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2016, 63 (09) : 858 - 862
[29] SETmap: A Soft Error Tolerant Mapping Algorithm for FPGA Designs with Low Power
Peng, Chi-Chen
Dong, Chen
Chen, Deming
2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
[30] Comparative Analysis of MOSFET and FinFET Based Full Protected Soft Error Tolerant Latch
Reefat, Hasin Ishraq
Mehjabin, S. Sanjana
PROCEEDINGS OF 2020 11TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (ICECE), 2020, : 298 - 301

← 1 2 3 4 5 →