Product-Level Reliability Estimator with Budget-Based Reliability Management in 20nm Technology

被引:0
|
作者
Ahn, Jae-Gyung [1 ]
Lu, Ming Peng [2 ]
Navale, Nitin [1 ]
Graves, Dawn [1 ]
Yeh, Ping-Chin [1 ]
Chang, Jonathan [1 ]
Pai, S. Y. [2 ]
机构
[1] Xilinx Inc, FPGA Dev & Silicon Technol Grp, San Jose, CA 95124 USA
[2] Xilinx Inc, Reliabil Engn Grp, San Jose, CA 95124 USA
关键词
product reliability; failure rate; reliability budget; TDDB; Electromigration; MOL TDDB; HTOL;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Product-level Reliability Estimator (PLRE) has been built for 20nm technology product. With PLRE, users can estimate failure rate of the chip with various use conditions. EDA tools are used to estimate each block's reliability budget, in terms of effective area for TDDB and effective number for EM which are to be used in building PLRE. Budget-based reliability check procedure was explained, which let designers have more room for reliability to get better circuit performance. Results of PLRE show that EM and MOL TDDB can be an actual risk in specific use condition.
引用
收藏
页数:5
相关论文
共 41 条
  • [31] The full-state reliability model and evaluation technology of mechatronic product based on meta-action unit
    Zhang, Wei
    Zhang, Genbao
    Ran, Yan
    Shao, Yimin
    [J]. ADVANCES IN MECHANICAL ENGINEERING, 2018, 10 (05):
  • [32] Comprehensive Device and Product Level Reliability Studies on Advanced CMOS Technologies Featuring 7nm High-k Metal Gate FinFET Transistors
    Huang, D. S.
    Lee, J. H.
    Tsai, Y. S.
    Wang, Y. F.
    Huang, Y. S.
    Lin, C. K.
    Lu, Ryan
    He, Jun
    [J]. 2018 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2018,
  • [33] Product innovation management model based on manufacturing readiness level (MRL), design for manufacturing and assembly (DFMA) and technology readiness level (TRL)
    Cristiano Vasconcellos Ferreira
    Fernando Luiz Biesek
    Régis Kovacs Scalice
    [J]. Journal of the Brazilian Society of Mechanical Sciences and Engineering, 2021, 43
  • [34] Product innovation management model based on manufacturing readiness level (MRL), design for manufacturing and assembly (DFMA) and technology readiness level (TRL)
    Ferreira, Cristiano Vasconcellos
    Biesek, Fernando Luiz
    Scalice, Regis Kovacs
    [J]. JOURNAL OF THE BRAZILIAN SOCIETY OF MECHANICAL SCIENCES AND ENGINEERING, 2021, 43 (07)
  • [35] Scenario-based Set-level HTOL Test (ASH III) for Product Quality and Reliability Qualifications on High-Speed APs
    Park, Jongwoo
    Kim, Jeonghoon
    Choe, Minhyeok
    Shim, Hyewon
    Kim, Wooyeon
    Park, Sangmin
    Shin, Sangchul
    Kim, Yunwhan
    Jeong, Jiheon
    Shin, Hyunjo
    Lee, Haebum
    Pae, Sangwoo
    [J]. 2016 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2016,
  • [36] Investigation of an advanced SiH4 based self-aligned barrier process for CuBEOL reliability performance improvement on industrial 110 nm technology
    Dumont-Girard, P
    Gosset, LG
    Chhun, S
    Juhel, M
    Girault, V
    Bryce, G
    Prindle, C
    Torres, J
    [J]. PROCEEDINGS OF THE IEEE 2005 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2005, : 132 - 134
  • [37] A comparative study of lifetime reliability of planar MOSFET and FinFET due to BTI for the 16 nm CMOS technology node based on reaction-diffusion model
    Mahmoud, Mohamed Mounir
    Soin, Norhayati
    [J]. MICROELECTRONICS RELIABILITY, 2019, 97 : 53 - 65
  • [38] Interface traps in the sub-3 nm technology node: A comprehensive analysis and benchmarking of negative capacitance FinFET and nanosheet FETs - A reliability perspective from device to circuit level
    Valasa, Sresta
    Kotha, Venkata Ramakrishna
    Vadthiya, Narendar
    [J]. MICROELECTRONICS RELIABILITY, 2024, 160
  • [39] Optimization and multi-uncertainty analysis of best management practices at the watershed scale: A reliability-level based bayesian network approach
    Li, Jincheng
    Hu, Mengchen
    Ma, Wenjing
    Liu, Yong
    Dong, Feifei
    Zou, Rui
    Chen, Yihui
    [J]. JOURNAL OF ENVIRONMENTAL MANAGEMENT, 2023, 331
  • [40] Copper line topology impact on the SiOCH low-k reliability in sub 45nm technology node. From the Time-Dependent Dielectric Breakdown to the product lifetime
    Vilmay, M.
    Roy, D.
    Monget, C.
    Volpi, F.
    Chaix, J-M
    [J]. 2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 606 - +