Product-Level Reliability Estimator with Budget-Based Reliability Management in 20nm Technology

被引：0
|
作者：
Ahn, Jae-Gyung [1 ]
Lu, Ming Peng [2 ]
Navale, Nitin [1 ]
Graves, Dawn [1 ]
Yeh, Ping-Chin [1 ]
Chang, Jonathan [1 ]
Pai, S. Y. [2 ]
机构：
[1] Xilinx Inc, FPGA Dev & Silicon Technol Grp, San Jose, CA 95124 USA
[2] Xilinx Inc, Reliabil Engn Grp, San Jose, CA 95124 USA
来源：
2015 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) | 2015年
关键词：
product reliability; failure rate; reliability budget; TDDB; Electromigration; MOL TDDB; HTOL;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Product-level Reliability Estimator (PLRE) has been built for 20nm technology product. With PLRE, users can estimate failure rate of the chip with various use conditions. EDA tools are used to estimate each block's reliability budget, in terms of effective area for TDDB and effective number for EM which are to be used in building PLRE. Budget-based reliability check procedure was explained, which let designers have more room for reliability to get better circuit performance. Results of PLRE show that EM and MOL TDDB can be an actual risk in specific use condition.
引用
收藏
页数：5
相关论文
共 41 条
  • [21] Decision Method of Equipment Reliability Assurance Based on Multi-level Management
    Hou, Zhi
    [J]. ADVANCES IN ENGINEERING DESIGN AND OPTIMIZATION II, PTS 1 AND 2, 2012, 102-102 : 832 - 837
  • [22] Intrinsic Dielectric Stack Reliability of a High Performance Bulk Planar 20nm Replacement Gate High-K Metal Gate Technology and Comparison to 28nm Gate First High-K Metal Gate Process
    McMahon, W.
    Tian, C.
    Uppal, S.
    Kothari, H.
    Jin, M.
    LaRosa, G.
    Nigam, T.
    Kerber, A.
    Linder, B. P.
    Cartier, E.
    Lai, W. L.
    Liu, Y.
    Ramachandran, R.
    Kwon, U.
    Parameshwaran, B.
    Krishnan, S.
    Narayanan, V.
    [J]. 2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
  • [23] Reliability Analysis of FinFET-Based SRAM PUFs for 16nm, 14nm, and 7nm Technology Nodes
    Masoumian, Shayesteh
    Selimis, Georgios
    Wang, Rui
    Schrijen, Geert-Jan
    Hamdioui, Said
    Taouil, Mottaqiallah
    [J]. PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, : 1189 - 1192
  • [24] Reliability Prediction for Automotive 5nm and 7nm Technology node by using Machine Learning based Solution
    Lee, Hyung Joo
    Kim, Dongin
    Choi, Sanghyun
    Hong, Seungpyo
    Kwak, Doohwan
    Jayaram, Srividya
    Paek, Seungwon
    Kwon, Minho
    Kim, Yeongdo
    Jung, Hyobe
    Kissiov, Ivan
    Tao, Melody
    Torres, Andres
    Greeneltch, Nathan
    Lee, Ho
    [J]. 2023 7TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM, 2023,
  • [25] The radiation test based assessment of process quality and reliability for conventional 65-nm CMOS technology
    Kessarinskiy, L. N.
    Davydov, G. G.
    Boychenko, D. V.
    Artamonov, A. S.
    Nikiforov, A. Y.
    Yashanin, I. B.
    [J]. MICROELECTRONICS RELIABILITY, 2016, 64 : 130 - 133
  • [26] Low Cost Wafer Level Parallel Test Strategy for Reliability Assessments in sub-32nm technology nodes
    Rafik, Mustapha
    Dieudonne, Francois
    Morin, Gerard
    [J]. 2011 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES (ICMTS), 2011,
  • [27] Understanding and Improving Reliability for Wafer Level Chip Scale Package: A Study Based on 45nm RFSOI Technology for 5G Applications
    Wu, Zhuo-Jie
    Zhang, Haojun
    Malinowski, John
    [J]. IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2020, 8 : 1305 - 1314
  • [28] Reliability Improvement in Planar MONOS Cell for 20nm-node Multi-Level NAND Flash Memory and beyond
    Sakamoto, Wataru
    Yaegashi, Toshitake
    Okamura, Takayuki
    Toba, Takayuki
    Komiya, Ken
    Sakuma, Kiwamu
    Matsunaga, Yasuhiko
    Ishibashi, Yutaka
    Nagashima, Hidenobu
    Sugi, Motoki
    Kawada, Nobuhito
    Umemura, Masashi
    Kondo, Masaki
    Izumida, Takashi
    Aoki, Nobutoshi
    Watanabe, Toshiharu
    [J]. 2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 777 - +
  • [29] Reliability of Wafer-Level Ultra-Thinning down to 3 μm using 20 nm-Node DRAMs
    Chen, Zhwen
    Kim, Youngsuk
    Fukuda, Tadashi
    Sakui, Koji
    Ohba, Takayuki
    Kobayashi, Tatsuji
    Obara, Takashi
    [J]. 2021 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2021,
  • [30] Detection technology application based on spectral subtraction and vibro acoustic principle in the measurement of ship reliability level
    Jin, Hongyu
    [J]. FRONTIERS IN MECHANICAL ENGINEERING-SWITZERLAND, 2024, 10
12345