Explicit drain current model of junctionless double-gate field-effect transistors

被引:14
|
作者
Yesayan, Ashkhen [1 ]
Pregaldiny, Fabien [2 ]
Sallese, Jean-Michel [3 ]
机构
[1] Armenian Natl Acad Sci, Inst Radiophys & Elect, Ashtarak 0203, Armenia
[2] ICube Telecom Phys Strasbourg, F-67412 Illkirch Graffenstaden, France
[3] Ecole Polytech Fed Lausanne, CH-1015 Lausanne, Switzerland
基金
瑞士国家科学基金会;
关键词
JLFET; MOS devices; Compact modeling; Silicon devices;
D O I
10.1016/j.sse.2013.07.015
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents an explicit drain current model for the junctionless double-gate metal-oxide-semiconductor field-effect transistor. Analytical relationships for the channel charge densities and for the drain current are derived as explicit functions of applied terminal voltages and structural parameters. The model is validated with 2D numerical simulations for a large range of channel thicknesses and is found to be very accurate for doping densities exceeding 10(18) cm(-3), which are actually used for such devices. (C) 2013 Elsevier Ltd. All rights reserved.
引用
收藏
页码:134 / 138
页数:5
相关论文
共 50 条
  • [1] A unified analytical drain current model for Double-Gate Junctionless Field-Effect Transistors including short channel effects
    Raksharam
    Dutta, Aloke K.
    SOLID-STATE ELECTRONICS, 2017, 130 : 33 - 40
  • [2] Analytical Drain Current Modeling of Double-Gate Tunnel Field-Effect Transistors
    Pal, Arnab
    Dutta, Aloke K.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (08) : 3213 - 3221
  • [3] A Full-Range Drain Current Model for Double-Gate Junctionless Transistors
    Duarte, Juan Pablo
    Choi, Sung-Jin
    Choi, Yang-Kyu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (12) : 4219 - 4225
  • [4] Explicit Analytical Current-Voltage Model for Double-Gate Junctionless Transistors
    Hwang, Byeong-Woon
    Yang, Ji-Woon
    Lee, Seok-Hee
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (01) : 171 - 177
  • [5] Semianalytical Model of the Subthreshold Current in Short-Channel Junctionless Symmetric Double-Gate Field-Effect Transistors
    Gnudi, Antonio
    Reggiani, Susanna
    Gnani, Elena
    Baccarani, Giorgio
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (04) : 1342 - 1348
  • [6] Simulation study on short channel double-gate junctionless field-effect transistors
    吴美乐
    靳晓诗
    揣荣岩
    刘溪
    JongHo Lee
    Journal of Semiconductors, 2013, 34 (03) : 35 - 42
  • [7] Simulation study on short channel double-gate junctionless field-effect transistors
    吴美乐
    靳晓诗
    揣荣岩
    刘溪
    Jong-Ho Lee
    Journal of Semiconductors, 2013, (03) : 35 - 42
  • [8] Simulation study on short channel double-gate junctionless field-effect transistors
    Wu, Meile
    Jin, Xiaoshi
    Chuai, Rongyan
    Liu, Xi
    Lee, Jong-Ho
    JOURNAL OF SEMICONDUCTORS, 2013, 34 (03)
  • [9] Charge-Based Modeling of Junctionless Double-Gate Field-Effect Transistors
    Sallese, Jean-Michel
    Chevillon, Nicolas
    Lallement, Christophe
    Iniguez, Benjamin
    Pregaldiny, Fabien
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (08) : 2628 - 2637
  • [10] Compact Current Model of Single-Gate/Double-Gate Tunneling Field-Effect Transistors
    Yu, Yun Seop
    Najam, Faraz
    JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2017, 12 (05) : 2014 - 2020