High Throughput Architecture for Low Density Parity Check (LDPC) Encoder

被引：0

作者：

Anggraeni, Silvia ^{[1
]}

Hussin, Fawnizu Azmadi ^{[1
]}

Jeoti, Varun ^{[1
]}

机构：

[1] Univ Teknol PETRONAS, Dept Elect Engn & Elect, Tronoh 31750, Perak, Malaysia

来源：

2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS) | 2013年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper proposes a bit-wise matrix-vector multiplication in the optimization of a proposed low density parity check (LDPC) encoder. Investigation of this proposed architecture is done by implementing five code lengths using one IEEE 802.16e standard code rate. It is shown that the proposed architecture outperforms other works in terms of information throughput ranging from 0.235 to 8.83 times higher. In term of ratio of throughput per area, the proposed method exceeds other works in the range of 1.19 to 6.54 times higher.

引用

页码：948 / 951

页数：4

共 50 条

[41] Architecture-aware low-density parity-check codes
Mansour, MM
Shanbhag, N
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 57 - 60
[42] High throughput encoder architecture for DVB-S2 LDPC-IRA codes
Gomes, Marco
Falcao, Gabriel
Sengo, Alexandre
Ferreira, Vitor
Silva, Vitor
Falcao, Miguel
2007 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2007, : 85 - +
[43] High Throughput Hardware Architecture for (1440,1344) Low-Density Parity-Check Code Utilizing Quasi-Cyclic Structure
Yamagishi, Hiroyuki
Noda, Makoto
2008 5TH INTERNATIONAL SYMPOSIUM ON TURBO CODES AND RELATED TOPICS, 2008, : 78 - 83
[44] Reconfigurable Turbo and Low-Density Parity-Check (LDPC) Decoding Accelerators for Powerline Communications*
Lin, Cheng-Hung
Shen, Jin-Kun
Lu, Cheng-Kai
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2022, 31 (18)
[45] Multi-GBps FPGA-based Low Density Parity Check (LDPC) decoder design
Zarubica, Radivoje
Wilson, Stephen G.
Hall, Eric
GLOBECOM 2007: 2007 IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, VOLS 1-11, 2007, : 548 - 552
[46] Effects of 2-D interleaving and low density parity check (LDPC) codes on burst errors
Ramamoorthy, Lakshmi D.
Kumar, B. V. K. Vijaya
OPTICAL DATA STORAGE 2007, 2007, 6620
[47] Performance of Low Density Parity Check (LDPC) codes with bootstrap decoding algorithm on a fast fading channel
Inaba, Y
Ohtsuki, T
VTC2004-SPRING: 2004 IEEE 59TH VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-5, PROCEEDINGS, 2004, : 333 - 337
[48] Design and Implementation of Quasi Cyclic Low Density Parity Check (QC-LDPC) Code on FPGA
Patel, Dharmesh J.
Engineer, Pinalkumar
2017 2ND IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET), 2017, : 181 - 185
[49] Low-density parity-check (LDPC) coded OFDM systems with M-PSK
Futaki, H
Ohtsuki, T
IEEE 55TH VEHICULAR TECHNOLOGY CONFERENCE, VTC SPRING 2002, VOLS 1-4, PROCEEDINGS, 2002, : 1035 - 1039
[50] Low-density parity-check (LDPC) coded MIMO systems with iterative turbo decoding
Futaki, H
Ohtsuki, T
2003 IEEE 58TH VEHICULAR TECHNOLOGY CONFERENCE, VOLS1-5, PROCEEDINGS, 2003, : 342 - 346

← 1 2 3 4 5 →