Low-Dynamic-Power and Low-Leakage-Power Techniques for CMOS Square-Root Circuit

被引：0

作者：

Enomoto, Tadayoshi ^{[1
]}

Kobayashi, Nobuaki ^{[1
]}

机构：

[1] Chuo Univ, Tokyo 1128551, Japan

来源：

IEICE TRANSACTIONS ON ELECTRONICS | 2009年 / E92C卷 / 04期

关键词：

clocks; CMOS digital circuits; power consumption; SPICE; DIVISION;

D O I：

10.1587/transele.E92.C.409

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A square-root (SR) algorithm, an SR architecture and a leakage current reduction circuit were developed to reduce dynamic power (P-AT) and leakage power (P-ST), while maintaining the speed of a CMOS SR circuit. Using these techniques, a 90-nm CMOS LSI was fabricated. The P-AT of the new SR circuit at a clock frequency (f(c)) of 490 MHz and a Supply voltage (V-DD) of 0.75 V was 104.1 mu W, i.e., 21.6% that (482.3 mu W) of a conventional SR circuit. The PST of the new SR circuit was markedly reduced to 19.51 nW, which was only 1.69% that (1, 153 nW) of the conventional SR circuit.

引用

页码：409 / 416

页数：8

共 50 条

[1] A low dynamic power and low leakage power CMOS square-root circuit
Enomoto, T
Kobayashi, N
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1678 - 1681
[2] A low dynamic power and low leakage power 90-nm CMOS. square-root circuit
Enomoto, Tadayoshi
Kobayashi, Nobuaki
ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 90 - +
[3] Low dynamic power and low leakage power techniques for CMOS motion estimation circuits
Kobayashi, N
Ei, T
Enomoto, T
IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (03): : 271 - 279
[4] A low-voltage low power square-root domain filter
Kumar, JV
Rao, KR
APCCAS 2002: ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2002, : 375 - 378
[5] Circuit techniques for low power CMOS GSI
Bhavnagarwala, AJ
De, VK
Austin, B
Meindl, JD
1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 193 - 196
[6] Low power and low voltage CMOS digital circuit techniques
Svensson, C
Alvandpour, A
1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, 1998, : 7 - 10
[7] Low power-delay-product dynamic CMOS circuit design techniques
Xue, H.
Ren, S.
ELECTRONICS LETTERS, 2017, 53 (05) : 302 - 303
[8] Fast low-power shared division and square-root architecture
Kuhlmann, M
Parhi, KK
INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 128 - 135
[9] Low-power CMOS circuit techniques for motion estimators
Enomoto, T
Ei, T
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 409 - 412
[10] A New Low-Power CMOS Dynamic Logic Circuit
Jia, Song
Lyu, Shigong
Meng, Qinglong
Wu, Fengfeng
Xu, Heqing
2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,

← 1 2 3 4 5 →