Low power-delay-product dynamic CMOS circuit design techniques

被引：11
|
作者：
Xue, H. [1 ]
Ren, S. [1 ]
机构：
[1] Wright State Univ, Dayton, OH 45435 USA
来源：
ELECTRONICS LETTERS | 2017年 / 53卷 / 05期
关键词：
low-power electronics; delay circuits; CMOS integrated circuits; integrated circuit design; PDP dynamic CMOS circuit design techniques; low power-delay-product circuit design techniques; dynamic circuit delay improvement; non-inverted dynamic benchmarks; inverted dynamic benchmarks; voltage; 1; 2; V; size; 90; nm;
D O I：
10.1049/el.2016.4173
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Two low power-delay-product (PDP) dynamic CMOS circuit design techniques are proposed. The techniques can simply modify existing dynamic CMOS designs to improve dynamic circuit delay and PDP. Conventional benchmark circuits and the modified circuits using the proposed techniques are implemented in 90 nm CMOS technology with a 1.2 V power supply. Simulation results indicate that the proposed techniques can improve circuit PDP by 19.2 and 61.9% in two non-inverted dynamic benchmarks, respectively, and 6.2 and 33.72% in two inverted dynamic benchmarks, respectively.
引用
下载
收藏
页码：302 / 303
页数：2
相关论文
共 50 条
  • [1] A low power-delay-product multiplier with dynamic operand exchange
    Tsai, CM
    Chiang, TM
    Hong, CH
    Kuo, KT
    Lin, RB
    2000 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: ELECTRONIC COMMUNICATION SYSTEMS, 2000, : 501 - 504
  • [2] A low power-delay-product and robust Isolated-DICE based SEU-tolerant latch circuit design
    Wey, I-Chyn
    Yang, Yu-Sheng
    Wu, Bin-Cheng
    Peng, Chien-Chang
    MICROELECTRONICS JOURNAL, 2014, 45 (01) : 1 - 13
  • [3] A power-delay-product efficient and SEU-tolerant latch design
    Liu, Pei
    Zhao, Tian
    Liang, Feng
    Zhao, Jizhong
    Jiang, Peilin
    IEICE ELECTRONICS EXPRESS, 2017, 14 (23):
  • [4] Design Methodologies and Circuit Optimization Techniques for Low Power CMOS VLSI Design
    Geetha, B. T.
    Padmavathi, B.
    Perumal, V
    2017 IEEE INTERNATIONAL CONFERENCE ON POWER, CONTROL, SIGNALS AND INSTRUMENTATION ENGINEERING (ICPCSI), 2017, : 1759 - 1763
  • [5] Low-power circuit design techniques for multimedia CMOS VLSIs
    Kuroda, Tadahiro
    Sakurai, Takayasu
    Electronics and Communications in Japan, Part III: Fundamental Electronic Science (English translation of Denshi Tsushin Gakkai Ronbunshi), 1998, 81 (09): : 67 - 74
  • [6] Low-power circuit design techniques for multimedia CMOS VLSIs
    Kuroda, T
    Sakurai, T
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE, 1998, 81 (09): : 67 - 74
  • [7] Logical effort based Power-Delay-Product Optimization
    Maheshwari, Sachin
    Patel, Jimit
    Nirmalkar, Sumit K.
    Gupta, Anu
    2014 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2014, : 565 - 569
  • [8] Design of a new sense amplifier flip-flop with improved power-delay-product
    Zhang, H
    Mazumder, P
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1262 - 1265
  • [9] Circuit techniques for low power CMOS GSI
    Bhavnagarwala, AJ
    De, VK
    Austin, B
    Meindl, JD
    1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 193 - 196
  • [10] Power-delay-product optimal repeater design for horizontal and vertical multilayer graphene nanoribbon interconnects
    Sanaeepur, M.
    Momeni, M.
    Mahmoudi, A.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2022, 21 (05) : 1088 - 1097
12345