Low power-delay-product dynamic CMOS circuit design techniques

被引：11
|
作者：
Xue, H. [1 ]
Ren, S. [1 ]
机构：
[1] Wright State Univ, Dayton, OH 45435 USA
来源：
ELECTRONICS LETTERS | 2017年 / 53卷 / 05期
关键词：
low-power electronics; delay circuits; CMOS integrated circuits; integrated circuit design; PDP dynamic CMOS circuit design techniques; low power-delay-product circuit design techniques; dynamic circuit delay improvement; non-inverted dynamic benchmarks; inverted dynamic benchmarks; voltage; 1; 2; V; size; 90; nm;
D O I：
10.1049/el.2016.4173
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Two low power-delay-product (PDP) dynamic CMOS circuit design techniques are proposed. The techniques can simply modify existing dynamic CMOS designs to improve dynamic circuit delay and PDP. Conventional benchmark circuits and the modified circuits using the proposed techniques are implemented in 90 nm CMOS technology with a 1.2 V power supply. Simulation results indicate that the proposed techniques can improve circuit PDP by 19.2 and 61.9% in two non-inverted dynamic benchmarks, respectively, and 6.2 and 33.72% in two inverted dynamic benchmarks, respectively.
引用
下载
收藏
页码：302 / 303
页数：2
相关论文
共 50 条
  • [31] Input synchronization in low power CMOS arithmetic circuit design
    Fabian, CA
    Ercegovac, MD
    THIRTIETH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1997, : 172 - 176
  • [32] Design Techniques Targeting Low-Area-Power-Delay Product in Hyperbolic CORDIC Algorithm
    Aggarwal, Supriya
    Khare, Kavita
    COMPUTER JOURNAL, 2012, 55 (05): : 616 - 628
  • [33] ASLIC: A low power CMOS analog circuit design automation
    Lee, Jihyun
    Kim, Yong-Bin
    INTEGRATION-THE VLSI JOURNAL, 2006, 39 (03) : 157 - 181
  • [34] Variable input delay CMOS logic for low power design
    Raja, T
    Agrawal, VD
    Bushnell, ML
    18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 598 - 605
  • [35] Variable Input Delay CMOS Logic for Low Power Design
    Raja, Tezaswi
    Agrawal, Vishwani D.
    Bushnell, Michael L.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (10) : 1534 - 1545
  • [36] Low dynamic power and low leakage power techniques for CMOS motion estimation circuits
    Kobayashi, N
    Ei, T
    Enomoto, T
    IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (03): : 271 - 279
  • [37] Tunable delay element for low power VLSI circuit design
    Yang, Jung-Lin
    Chao, Chih-Wei
    Lin, Sung-Min
    TENCON 2006 - 2006 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2006, : 1881 - +
  • [38] CMOS Buffer Design Approach for Low power and Lower delay SRAM Design
    Mariyamol, P. P.
    Aswathy, N.
    1ST GLOBAL COLLOQUIUM ON RECENT ADVANCEMENTS AND EFFECTUAL RESEARCHES IN ENGINEERING, SCIENCE AND TECHNOLOGY - RAEREST 2016, 2016, 25 : 481 - 488
  • [39] Design techniques for low power high bandwidth upconversion in CMOS
    De Ranter, C
    Steyaert, M
    ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2002, : 237 - 242
  • [40] Circuit techniques for CMOS low-power high-performance multipliers
    AbuKhater, IS
    Bellaouar, A
    Elmasry, MI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (10) : 1535 - 1546
12345