Low-power circuit design techniques for multimedia CMOS VLSIs

被引：0
|
作者：
Kuroda, Tadahiro [1 ]
Sakurai, Takayasu [1 ]
机构：
[1] Toshiba Corp, Kawasaki, Japan
来源：
Electronics and Communications in Japan, Part III: Fundamental Electronic Science (English translation of Denshi Tsushin Gakkai Ronbunshi) | 1998年 / 81卷 / 09期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
下载
收藏
页码：67 / 74
相关论文
共 50 条
  • [1] Low-power circuit design techniques for multimedia CMOS VLSIs
    Kuroda, T
    Sakurai, T
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE, 1998, 81 (09): : 67 - 74
  • [2] Low-power CMOS circuit techniques for motion estimators
    Enomoto, T
    Ei, T
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 409 - 412
  • [3] Circuit analysis and design of low-power CMOS tapered buffer
    Cheng, KH
    Yang, WB
    IEICE TRANSACTIONS ON ELECTRONICS, 2003, E86C (05): : 850 - 858
  • [4] Circuit techniques for CMOS low-power high-performance multipliers
    AbuKhater, IS
    Bellaouar, A
    Elmasry, MI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (10) : 1535 - 1546
  • [5] Design of a low-power CMOS baseband circuit for wideband CDMA testbed
    Shi, CL
    Wu, Y
    Ismail, M
    ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2000, : 222 - 224
  • [6] LOW-POWER COMPARATOR DESIGN BASED ON CMOS DYNAMIC LOGIC CIRCUIT
    Patel, Chandrahash
    Veena, C. S.
    PROCEEDINGS ON 2014 2ND INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGY TRENDS IN ELECTRONICS, COMMUNICATION AND NETWORKING (ET2ECN), 2014,
  • [7] Transistor- and circuit-design optimization for low-power CMOS
    Chang, Mi-Chang
    Chang, Chih-Sheng
    Chao, Chih-Ping
    Goto, Ken-Ichi
    Ieong, Meikei
    Lu, Lee-Chung
    Diaz, Carlos H.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (01) : 84 - 95
  • [8] Adiabatic CMOS gate and adiabatic circuit design for low-power applications
    Hang, Guoqiang
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 803 - 808
  • [9] Design techniques for a low-power low-cost CMOS A/D converter
    Chang, DY
    Lee, SH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (08) : 1244 - 1248
  • [10] LOW-POWER DESIGN TECHNIQUES FOR HIGH-PERFORMANCE CMOS ADDERS
    KO, UM
    BALSARA, PT
    LEE, W
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (02) : 327 - 333
12345