Low-power circuit design techniques for multimedia CMOS VLSIs

被引:0
|
作者
Kuroda, Tadahiro [1 ]
Sakurai, Takayasu [1 ]
机构
[1] Toshiba Corp, Kawasaki, Japan
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
下载
收藏
页码:67 / 74
相关论文
共 50 条
  • [31] Low power Quaternary CMOS Circuit design
    Madurwar, Karuna P.
    Dakhole, P. K.
    2009 SECOND INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING AND TECHNOLOGY (ICETET 2009), 2009, : 1159 - 1163
  • [32] Low power VLSI CMOS circuit design
    Elmasry, MI
    ICM 2000: PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2000, : 4 - 4
  • [33] A low-power high reliability CMOS current limit circuit
    Cheng Xiao-jie
    Feng Quan-yuan
    2005 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS, VOLS 1-5, 2005, : 3499 - 3501
  • [34] Low-power voltage comparator circuit for CMOS quaternary logic
    Guo, YB
    Current, KW
    JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2004, 10 (03) : 225 - 260
  • [35] Implementation of a Low-Power Multi Shaped CMOS Fuzzifier Circuit
    Yaghmurali, Yousef Valizadeh
    Fathi, Amir
    Khoei, Abdollah
    Hadidi, Khayrollah
    2015 23RD IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2015, : 1306 - 1311
  • [36] Novel, Low-power ECRL-CMOS Interface Circuit
    Morell, William
    Srivastava, Ashok
    2019 IEEE 62ND INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2019, : 25 - 28
  • [37] Low-power 915MHz CMOS LNA design optimization techniques for RFID
    Wu, Xiushan
    Sun, Ling
    Wang, Zhigong
    2007 5TH INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY PROCEEDINGS, 2007, : 499 - +
  • [38] Efficiency of low-power design techniques in multi-gate FET CMOS circuits
    Pacha, C.
    von Arnim, K.
    Bauer, F.
    Schulz, T.
    Xiong, W.
    San, K. T.
    Marshall, A.
    Baumann, T.
    Cleavelin, C. -R.
    Schruefer, K.
    Berthold, J.
    ESSCIRC 2007: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2007, : 111 - +
  • [39] Efficiency of low-power design techniques in multi-gate FET CMOS circuits
    Pacha, C.
    von Arnim, K.
    Bauer, F.
    Schulz, T.
    Xiong, W.
    San, K. T.
    Marshall, A.
    Baumann, T.
    Cleavelin, C. -R.
    Schruefer, K.
    Berthold, J.
    ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, : 111 - +
  • [40] Introduction to the special issue on Low-power circuit techniques
    Calpe-Maravilla, Javier
    Tanimoto, Hiroshi
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2014, 78 (01) : 1 - 2