Low-Dynamic-Power and Low-Leakage-Power Techniques for CMOS Square-Root Circuit

被引：0

作者：

Enomoto, Tadayoshi ^{[1
]}

Kobayashi, Nobuaki ^{[1
]}

机构：

[1] Chuo Univ, Tokyo 1128551, Japan

来源：

IEICE TRANSACTIONS ON ELECTRONICS | 2009年 / E92C卷 / 04期

关键词：

clocks; CMOS digital circuits; power consumption; SPICE; DIVISION;

D O I：

10.1587/transele.E92.C.409

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A square-root (SR) algorithm, an SR architecture and a leakage current reduction circuit were developed to reduce dynamic power (P-AT) and leakage power (P-ST), while maintaining the speed of a CMOS SR circuit. Using these techniques, a 90-nm CMOS LSI was fabricated. The P-AT of the new SR circuit at a clock frequency (f(c)) of 490 MHz and a Supply voltage (V-DD) of 0.75 V was 104.1 mu W, i.e., 21.6% that (482.3 mu W) of a conventional SR circuit. The PST of the new SR circuit was markedly reduced to 19.51 nW, which was only 1.69% that (1, 153 nW) of the conventional SR circuit.

引用

页码：409 / 416

页数：8

共 50 条

[21] CMOS EIGHT-TRANSISTOR MEMORY CELL FOR LOW-DYNAMIC-POWER HIGH-SPEED EMBEDDED SRAM
Abdel-Hafeez, Saleh M.
Matalkah, Anas S.
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2008, 17 (05) : 845 - 863
[22] Design Methodologies and Circuit Optimization Techniques for Low Power CMOS VLSI Design
Geetha, B. T.
Padmavathi, B.
Perumal, V
2017 IEEE INTERNATIONAL CONFERENCE ON POWER, CONTROL, SIGNALS AND INSTRUMENTATION ENGINEERING (ICPCSI), 2017, : 1759 - 1763
[23] Circuit techniques for CMOS low-power high-performance multipliers
AbuKhater, IS
Bellaouar, A
Elmasry, MI
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (10) : 1535 - 1546
[24] LOW-POWER COMPARATOR DESIGN BASED ON CMOS DYNAMIC LOGIC CIRCUIT
Patel, Chandrahash
Veena, C. S.
PROCEEDINGS ON 2014 2ND INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGY TRENDS IN ELECTRONICS, COMMUNICATION AND NETWORKING (ET2ECN), 2014,
[25] Ultra Low-Power and Noise Tolerant CMOS Dynamic Circuit Technique
Meher, Preetisudha
Mahapatra, K. K.
2011 IEEE REGION 10 CONFERENCE TENCON 2011, 2011, : 1175 - 1179
[26] A Low-Cost High Radix Floating-Point Square-Root Circuit
Yang, Yuheng
Yuan, Qing
Liu, Jian
ELECTRONICS, 2021, 10 (16)
[27] Study on Design of Low-delay CORDIC Algorithm to Calculate Square-root Circuit
Hou, Qiang
Peng, Yulong
Wang, Yuxin
Fu, Dongbing
Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences, 2022, 49 (02): : 111 - 116
[28] Body Biasing-A Circuit Level Approach to Reduce Leakage in Low Power CMOS Circuits
Niranjan, Vandana
Gupta, Maneesha
JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2011, 6 (1-2): : 89 - 99
[29] Low voltage low power CMOS AGC circuit for wireless communication
Elwan, HO
Ismail, M
PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 281 - 285
[30] A novel low offset low power CMOS dynamic comparator
Gandhi, Priyesh P.
Devashrayee, N. M.
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2018, 96 (01) : 147 - 158

← 1 2 3 4 5 →