A Holistic Energy-Efficient Approach for a Processor-Memory System

被引:6
|
作者
Wu, Feihao [1 ]
Chen, Juan [1 ]
Dong, Yong [1 ]
Zheng, Wenxu [1 ]
Pan, Xiaodong [1 ]
Yuan, Yuan [1 ]
Ou, Zhixin [1 ]
Sun, Yuyang [1 ]
机构
[1] Natl Univ Def Technol, Coll Comp, Changsha 410073, Hunan, Peoples R China
关键词
processor overclocking; memory overclocking; performance boost; total power control; energy efficiency; PERFORMANCE;
D O I
10.26599/TST.2018.9020104
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Component overclocking is an effective approach to speed up the components of a system to realize a higher program performance; it includes processor overclocking or memory overclocking. However, overclocking will unavoidably result in increase in power consumption. Our goal is to optimally improve the performance of scientific computing applications without increasing the total power consumption for a processor-memory system. We built a processor-memory energy efficiency model for multicore-based systems, which coordinates the performance and power of processor and memory. Our model exploits performance boost opportunities for a processor-memory system by adopting processor overclocking, processor Dynamic Voltage and Frequency Scaling (DVFS), memory active ratio adjustment, and memory overclocking, according to different scientific applications. This model also provides a total power control method by considering the same four factors mentioned above. We propose a processor and memory Coordination-based holistic Energy-Efficient (CEE) algorithm, which achieves performance improvement without increasing the total power consumption. The experimental results show that an average of 9.3% performance improvement was obtained for all 14 benchmarks. Meanwhile the total power consumption does not increase. The maximal performance improvement was up to 13.1% from dedup benchmark. Our experiments validate the effectiveness of our holistic energy-efficient model and technology.
引用
下载
收藏
页码:468 / 483
页数:16
相关论文
共 50 条
  • [21] Energy-Efficient Subthreshold Processor Design
    Zhai, Bo
    Pant, Sanjay
    Nazhandali, Leyla
    Hanson, Scott
    Olson, Javin
    Reeves, Anna
    Minuth, Michael
    Helfand, Ryan
    Austin, Todd
    Sylvester, Dennis
    Blaauw, David
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (08) : 1127 - 1137
  • [22] A STUDY ON PROCESSOR-MEMORY INTERCONNECTION IN MULTIMICROPROCESSOR SYSTEMS
    MARSAN, MA
    CONTE, G
    DELCORSO, D
    GREGORETTI, F
    ALTA FREQUENZA, 1981, 50 (03): : 122 - 130
  • [23] Performance model of processor-memory interconnections for multiprocessors
    Wang, J.
    Chen, S.-S.
    Proceedings of the ISMM International Symposium Computer Applications in Design, Simulation and Analysis, 1991,
  • [24] A New Approach for Measuring Electromagnetic Side-Channel Energy Available to the Attacker in Modern Processor-Memory Systems
    Callan, Robert
    Popovic, Nina
    Zajic, Alenka
    Prvulovic, Milos
    2015 9TH EUROPEAN CONFERENCE ON ANTENNAS AND PROPAGATION (EUCAP), 2015,
  • [25] ANALYSIS OF PROCESSOR-MEMORY INTERCONNECTION NETWORKS.
    Bhuyan, Laxmi N.
    IEEE Transactions on Computers, 1985, C-34 (03) : 279 - 283
  • [26] EXPERIMENTAL DEMONSTRATION OF OPTICAL PROCESSOR-MEMORY INTERCONNECTION
    Yin, Yawei
    Proietti, Roberto
    Ye, Xiaohui
    Ben Yoo, S. J.
    Akella, Venkatesh
    PROCEEDINGS OF THE 2010 INTERNATIONAL CONFERENCE ON ADVANCED INTELLIGENCE AND AWARENESS INTERNET, AIAI2010, 2010, : 213 - 216
  • [27] PROCESSOR-MEMORY INTERCONNECTION ISSUES FOR MULTIPROCESSOR SYSTEMS
    CHAN, H
    STOURAITIS, T
    TWENTY-THIRD ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2: CONFERENCE RECORD, 1989, : 12 - 16
  • [28] Energy-efficient heterogeneous memory system for mobile platforms
    Shin, Dongsuk
    Jang, Hakbeom
    Lee, Jae W.
    IEICE ELECTRONICS EXPRESS, 2017, 14 (24):
  • [29] An energy-efficient virtual memory system with flash memory as the secondary storage
    Tseng, Hung-Wei
    Li, Han-Lin
    Yang, Chia-Lin
    ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2006, : 418 - 423
  • [30] AN ANALYTICAL MODEL FOR A CLASS OF PROCESSOR-MEMORY INTERCONNECTION NETWORKS
    CONTERNO, R
    MELEN, R
    IEEE TRANSACTIONS ON COMPUTERS, 1987, 36 (11) : 1374 - 1378