A Holistic Energy-Efficient Approach for a Processor-Memory System

被引:6
|
作者
Wu, Feihao [1 ]
Chen, Juan [1 ]
Dong, Yong [1 ]
Zheng, Wenxu [1 ]
Pan, Xiaodong [1 ]
Yuan, Yuan [1 ]
Ou, Zhixin [1 ]
Sun, Yuyang [1 ]
机构
[1] Natl Univ Def Technol, Coll Comp, Changsha 410073, Hunan, Peoples R China
关键词
processor overclocking; memory overclocking; performance boost; total power control; energy efficiency; PERFORMANCE;
D O I
10.26599/TST.2018.9020104
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Component overclocking is an effective approach to speed up the components of a system to realize a higher program performance; it includes processor overclocking or memory overclocking. However, overclocking will unavoidably result in increase in power consumption. Our goal is to optimally improve the performance of scientific computing applications without increasing the total power consumption for a processor-memory system. We built a processor-memory energy efficiency model for multicore-based systems, which coordinates the performance and power of processor and memory. Our model exploits performance boost opportunities for a processor-memory system by adopting processor overclocking, processor Dynamic Voltage and Frequency Scaling (DVFS), memory active ratio adjustment, and memory overclocking, according to different scientific applications. This model also provides a total power control method by considering the same four factors mentioned above. We propose a processor and memory Coordination-based holistic Energy-Efficient (CEE) algorithm, which achieves performance improvement without increasing the total power consumption. The experimental results show that an average of 9.3% performance improvement was obtained for all 14 benchmarks. Meanwhile the total power consumption does not increase. The maximal performance improvement was up to 13.1% from dedup benchmark. Our experiments validate the effectiveness of our holistic energy-efficient model and technology.
引用
收藏
页码:468 / 483
页数:16
相关论文
共 50 条
  • [41] TRiM: Enhancing Processor-Memory Interfaces with Scalable Tensor Reduction in Memory
    Park, Jaehyun
    Kim, Byeongho
    Yun, Sungmin
    Lee, Eojin
    Rhu, Minsoo
    Ahn, Jung Ho
    PROCEEDINGS OF 54TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, MICRO 2021, 2021, : 268 - 281
  • [42] ANALYTICAL MODEL FOR A CLASS OF PROCESSOR-MEMORY INTERCONNECTION NETWORKS.
    Conterno, R.
    Melen, R.
    IEEE Transactions on Computers, 1987, C-36 (11) : 1374 - 1378
  • [43] Energy-efficient computing-in-memory architecture for AI processor: device, circuit, architecture perspective
    Liang CHANG
    Chenglong LI
    Zhaomin ZHANG
    Jianbiao XIAO
    Qingsong LIU
    Zhen ZHU
    Weihang LI
    Zixuan ZHU
    Siqi YANG
    Jun ZHOU
    Science China(Information Sciences), 2021, 64 (06) : 45 - 59
  • [44] Energy-efficient computing-in-memory architecture for AI processor: device, circuit, architecture perspective
    Liang Chang
    Chenglong Li
    Zhaomin Zhang
    Jianbiao Xiao
    Qingsong Liu
    Zhen Zhu
    Weihang Li
    Zixuan Zhu
    Siqi Yang
    Jun Zhou
    Science China Information Sciences, 2021, 64
  • [45] Energy-efficient computing-in-memory architecture for AI processor: device, circuit, architecture perspective
    Chang, Liang
    Li, Chenglong
    Zhang, Zhaomin
    Xiao, Jianbiao
    Liu, Qingsong
    Zhu, Zhen
    Li, Weihang
    Zhu, Zixuan
    Yang, Siqi
    Zhou, Jun
    SCIENCE CHINA-INFORMATION SCIENCES, 2021, 64 (06)
  • [46] An energy-efficient single-chip FFT processor
    Baas, BM
    1996 SYMPOSIUM ON VLSI CIRCUITS - DIGEST OF TECHNICAL PAPERS, 1996, : 164 - 165
  • [47] An energy-efficient reconfigurable baseband processor for flexible radios
    Poon, Ada S. Y.
    2006 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, 2006, : 393 - 398
  • [48] An energy-efficient reconfigurable baseband processor for wireless communications
    Poon, Ada S. Y.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (03) : 319 - 327
  • [49] LoTTA: Energy-Efficient Processor for Always-On Applications
    Multanen, Joonas
    Kultala, Heikki
    Jaaskelainen, Pekka
    Viitanen, Timo
    Tervo, Aleksi
    Takala, Jarmo
    PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2018, : 193 - 198
  • [50] MODELLING JITTER IN WIRELESS CHANNEL CREATED BY PROCESSOR-MEMORY ACTIVITY
    Yilmaz, Baki Berkay
    Zajic, Alenka
    Prvulovic, Milos
    2018 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2018, : 2037 - 2041