Energy-Efficient Subthreshold Processor Design

被引:103
|
作者
Zhai, Bo [1 ]
Pant, Sanjay [1 ]
Nazhandali, Leyla [1 ]
Hanson, Scott [1 ]
Olson, Javin [1 ]
Reeves, Anna [1 ]
Minuth, Michael [1 ]
Helfand, Ryan [1 ]
Austin, Todd [1 ]
Sylvester, Dennis [1 ]
Blaauw, David [1 ]
机构
[1] Univ Michigan, Ann Arbor, MI 48128 USA
关键词
Sensor networks; subthreshold design; V-min; ultra low power design; VOLTAGE; OPERATION;
D O I
10.1109/TVLSI.2008.2007564
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Subthreshold circuits have drawn a strong interest in recent ultralow power research. In this paper, we present a highly efficient subthreshold microprocessor targeting sensor application. It is optimized across different design stages including ISA definition, microarchitecture evaluation and circuit and implementation optimization. Our investigation concludes that microarchitectural decisions in the subthreshold regime differ significantly from that in conventional superthreshold mode. We propose a new general-purpose sensor processor architecture, which we call the Subliminal Processor. On the circuit side, subthreshold operation is known to exhibit an optimal energy point (V-min). However, propagation delay also becomes more sensitive to process variation and can reduce the energy scaling gain. We conduct thorough analysis on how supply voltage and operating frequency impact energy efficiency in a statistical context. With careful library cell selection and robust static RAM design, the Subliminal Processor operates correctly down to 200 mV in a 0.13-mu m technology, which is sufficiently low to operate at V-min. Silicon measurements of the Subliminal Processor show a maximum energy efficiency of 2.6 pJ/instruction at 360 mV supply voltage and 833 kHz operating frequency. Finally, we examine the variation in frequency and V-min across die to verify our analysis of adaptive tuning of the clock frequency and V-min for optimal energy efficiency.
引用
收藏
页码:1127 / 1137
页数:11
相关论文
共 50 条
  • [1] Energy-efficient reconfigurable AI processor
    Wu, Nanjian
    JOURNAL OF SEMICONDUCTORS, 2019, 40 (05)
  • [2] An energy-efficient clustered superscalar processor
    Sato, T
    Chiyonobu, A
    IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (04): : 544 - 551
  • [3] Energy-efficient reconfigurable AI processor
    Nanjian Wu
    Journal of Semiconductors, 2019, (05) : 5 - 5
  • [4] Energy-efficient reconfigurable AI processor
    Nanjian Wu
    Journal of Semiconductors, 2019, 40 (05) : 5
  • [5] Design of Subthreshold SRAMs for Energy-Efficient Quality-Scalable Video Applications
    Wang, Jinn-Shyan
    Chang, Pei-Yao
    Tang, Tai-Shin
    Chen, Jia-Wei
    Guo, Jiun-In
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2011, 1 (02) : 183 - 192
  • [6] Design of a Computational Nonvolatile RAM for a Greedy Energy-Efficient VLSI Processor
    Mochizuki, Akira
    Yube, Naoto
    Hanyu, Takahiro
    IECON 2015 - 41ST ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2015, : 3283 - 3288
  • [7] Energy-Efficient Recognition and Mining Processor using Scalable Effort Design
    Hippa, Vinay K.
    Jayakumar, Hrishikesh
    Mohapatra, Dehahrata
    Roy, Kaushik
    Raghunathan, Anand
    2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,
  • [8] Exploring Asynchronous Design Techniques for Process-Tolerant and Energy-Efficient Subthreshold Operation
    Chang, Ik Joon
    Park, Sang Phill
    Roy, Kaushik
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (02) : 401 - 410
  • [9] Reconfigurable Processor for Energy-Efficient Computational Photography
    Rithe, Rahul
    Raina, Priyanka
    Ickes, Nathan
    Tenneti, Srikanth V.
    Chandrakasan, Anantha P.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (11) : 2908 - 2919
  • [10] Energy-efficient design
    Uchiyama, K
    Bose, P
    IEEE MICRO, 2005, 25 (05) : 6 - 7