Energy-Efficient Subthreshold Processor Design

被引:103
|
作者
Zhai, Bo [1 ]
Pant, Sanjay [1 ]
Nazhandali, Leyla [1 ]
Hanson, Scott [1 ]
Olson, Javin [1 ]
Reeves, Anna [1 ]
Minuth, Michael [1 ]
Helfand, Ryan [1 ]
Austin, Todd [1 ]
Sylvester, Dennis [1 ]
Blaauw, David [1 ]
机构
[1] Univ Michigan, Ann Arbor, MI 48128 USA
关键词
Sensor networks; subthreshold design; V-min; ultra low power design; VOLTAGE; OPERATION;
D O I
10.1109/TVLSI.2008.2007564
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Subthreshold circuits have drawn a strong interest in recent ultralow power research. In this paper, we present a highly efficient subthreshold microprocessor targeting sensor application. It is optimized across different design stages including ISA definition, microarchitecture evaluation and circuit and implementation optimization. Our investigation concludes that microarchitectural decisions in the subthreshold regime differ significantly from that in conventional superthreshold mode. We propose a new general-purpose sensor processor architecture, which we call the Subliminal Processor. On the circuit side, subthreshold operation is known to exhibit an optimal energy point (V-min). However, propagation delay also becomes more sensitive to process variation and can reduce the energy scaling gain. We conduct thorough analysis on how supply voltage and operating frequency impact energy efficiency in a statistical context. With careful library cell selection and robust static RAM design, the Subliminal Processor operates correctly down to 200 mV in a 0.13-mu m technology, which is sufficiently low to operate at V-min. Silicon measurements of the Subliminal Processor show a maximum energy efficiency of 2.6 pJ/instruction at 360 mV supply voltage and 833 kHz operating frequency. Finally, we examine the variation in frequency and V-min across die to verify our analysis of adaptive tuning of the clock frequency and V-min for optimal energy efficiency.
引用
收藏
页码:1127 / 1137
页数:11
相关论文
共 50 条
  • [11] Early Termination Based Training Acceleration for an Energy-Efficient SNN Processor Design
    Choi, Sunghyun
    Lew, Dongwoo
    Park, Jongsun
    IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2022, 16 (03) : 442 - 455
  • [12] An Energy-Efficient SNN Processor Design based on Sparse Direct Feedback and Spike Prediction
    Bang, Seunghwan
    Lew, Dongwoo
    Choi, Sunghyun
    Park, Jongsun
    2021 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2021,
  • [13] An energy-efficient single-chip FFT processor
    Baas, BM
    1996 SYMPOSIUM ON VLSI CIRCUITS - DIGEST OF TECHNICAL PAPERS, 1996, : 164 - 165
  • [14] An energy-efficient reconfigurable baseband processor for flexible radios
    Poon, Ada S. Y.
    2006 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, 2006, : 393 - 398
  • [15] An energy-efficient reconfigurable baseband processor for wireless communications
    Poon, Ada S. Y.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (03) : 319 - 327
  • [16] LoTTA: Energy-Efficient Processor for Always-On Applications
    Multanen, Joonas
    Kultala, Heikki
    Jaaskelainen, Pekka
    Viitanen, Timo
    Tervo, Aleksi
    Takala, Jarmo
    PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2018, : 193 - 198
  • [17] Energy-Efficient Design in FDSOI
    Nikolic, Borivoje
    ESSCIRC 2018 - IEEE 44TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2018, : 258 - 258
  • [18] ENERGY-EFFICIENT SCREW DESIGN
    CHUNG, CI
    KURZBUCH, W
    BARR, RA
    PLASTICS ENGINEERING, 1983, 39 (03) : 45 - 45
  • [19] Energy-efficient laboratory design
    Lemire, N
    Charneux, R
    ASHRAE JOURNAL, 2005, 47 (05) : 58 - +
  • [20] Energy-Efficient Design in FDSOI
    Nikolic, Borivoje
    2018 48TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2018, : 182 - 182