Energy-Efficient Subthreshold Processor Design

被引:103
|
作者
Zhai, Bo [1 ]
Pant, Sanjay [1 ]
Nazhandali, Leyla [1 ]
Hanson, Scott [1 ]
Olson, Javin [1 ]
Reeves, Anna [1 ]
Minuth, Michael [1 ]
Helfand, Ryan [1 ]
Austin, Todd [1 ]
Sylvester, Dennis [1 ]
Blaauw, David [1 ]
机构
[1] Univ Michigan, Ann Arbor, MI 48128 USA
关键词
Sensor networks; subthreshold design; V-min; ultra low power design; VOLTAGE; OPERATION;
D O I
10.1109/TVLSI.2008.2007564
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Subthreshold circuits have drawn a strong interest in recent ultralow power research. In this paper, we present a highly efficient subthreshold microprocessor targeting sensor application. It is optimized across different design stages including ISA definition, microarchitecture evaluation and circuit and implementation optimization. Our investigation concludes that microarchitectural decisions in the subthreshold regime differ significantly from that in conventional superthreshold mode. We propose a new general-purpose sensor processor architecture, which we call the Subliminal Processor. On the circuit side, subthreshold operation is known to exhibit an optimal energy point (V-min). However, propagation delay also becomes more sensitive to process variation and can reduce the energy scaling gain. We conduct thorough analysis on how supply voltage and operating frequency impact energy efficiency in a statistical context. With careful library cell selection and robust static RAM design, the Subliminal Processor operates correctly down to 200 mV in a 0.13-mu m technology, which is sufficiently low to operate at V-min. Silicon measurements of the Subliminal Processor show a maximum energy efficiency of 2.6 pJ/instruction at 360 mV supply voltage and 833 kHz operating frequency. Finally, we examine the variation in frequency and V-min across die to verify our analysis of adaptive tuning of the clock frequency and V-min for optimal energy efficiency.
引用
收藏
页码:1127 / 1137
页数:11
相关论文
共 50 条
  • [41] Energy-efficient issue queue design
    Ponomarev, DV
    Kucuk, G
    Ergin, O
    Ghose, K
    Kogge, PM
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (05) : 789 - 800
  • [42] Energy-efficient design: a holistic approach
    Moir, A.H.M.
    Structural engineer London, 1999, 77 (02): : 13 - 19
  • [43] Design of energy-efficient Petlyuk systems
    Hernández, S
    Jiménez, A
    COMPUTERS & CHEMICAL ENGINEERING, 1999, 23 (08) : 1005 - 1010
  • [44] Energy-efficient wireless network design
    Caragiannis, Ioannis
    Kaklamanis, Christos
    Kanellopoulos, Panagiotis
    THEORY OF COMPUTING SYSTEMS, 2006, 39 (05) : 593 - 617
  • [45] Energy-efficient solution to laboratory design
    Consult Specif Eng, 2 (30):
  • [46] ENERGY-EFFICIENT AND COMPETITIVE COMMERCIAL DESIGN
    KOHLOSS, FH
    HEATING-PIPING-AIR CONDITIONING, 1983, 55 (04): : 45 - 50
  • [47] ENERGY-EFFICIENT DESIGN OF A COOK STOVE
    RAJPAL, PS
    SHISHODIA, KS
    SEKHON, GS
    ENERGY SOURCES, 1994, 16 (03): : 387 - 399
  • [48] Design Trend of Energy-Efficient CAMs
    Wang, Jinn-Shyan
    Wang, Chao-Ching
    Chen, Tai-An
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 21 - 24
  • [49] Energy-efficient FPGA interconnect design
    Meijer, Maurice
    Krishnan, Rohini
    Bennebrock, Martijn
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1377 - +
  • [50] Energy-efficient wireless network design
    Caragiannis, I
    Kaklamanis, C
    Kanellopoulos, P
    ALGORITHMS AND COMPUTATION, PROCEEDINGS, 2003, 2906 : 585 - 594