Locally measuring the adhesion of InP directly bonded on sub-100 nm patterned Si

被引:4
|
作者
Pantzas, K. [1 ,2 ]
Le Bourhis, E. [2 ]
Patriarche, G. [1 ]
Troadec, D. [3 ]
Beaudoin, G. [1 ]
Itawi, A. [1 ]
Sagnes, I. [1 ]
Talneau, A. [1 ]
机构
[1] CNRS, UPR 20, Lab Photon & Nanostruct, Route Nozay, F-91460 Marcoussis, France
[2] Univ Poitiers, Inst P, CNRS, ENSMA,UPR 3346,SP2MI,Teleport, 2 Bd Marie Pierre Curie,BP 30179, F-86962 Futuroscope, France
[3] CNRS, UMR 8520, Inst Elect Microelect & Nanotechnol, F-59652 Villeneuve Dascq, France
关键词
direct bonding; photonic integration; instrumented nano-indentation; atomic force microscopy; scanning transmission electron microscopy; DOUBLE CANTILEVER BEAM; CRACK-PROPAGATION;
D O I
10.1088/0957-4484/27/11/115707
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
A nano-scale analogue to the double cantilever experiment that combines instrumented nano-indentation and atomic force microscopy is used to precisely and locally measure the adhesion of InP bonded on sub-100 nm patterned Si using oxide-free or oxide-mediated bonding. Surface-bonding energies of 0.548 and 0.628 J m(-2), respectively, are reported. These energies correspond in turn to 51% and 57% of the surface bonding energy measured in unpatterned regions on the same samples, i.e. the proportion of unetched Si surface in the patterned areas. The results show that bonding on patterned surfaces can be as robust as on unpatterned surfaces, provided care is taken with the post-patterning surface preparation process and, therefore, open the path towards innovative designs that include patterns embedded in the Si guiding layer of hybrid III-V/Si photonic integrated circuits.
引用
下载
收藏
页数:9
相关论文
共 50 条
  • [41] Intrinsic fluctuations induced by a high-κ gate dielectric in sub-100 nm Si MOSFETs
    García-Loureiro, AJ
    Kalna, K
    Asenov, A
    NOISE AND FLUCTUATIONS, 2005, 780 : 239 - 242
  • [42] Sub-100 nm gate technologies for Si/SiGe-buried-channel RF devices
    Zeuner, Marco
    Hackbarth, Thomas
    Enciso-Aguilar, Mauro
    Aniel, Frederic
    Von Känel, Hans
    1600, Japan Society of Applied Physics (42):
  • [43] Demonstration of pattern transfer into sub-100 nm polysilicon line/space features patterned with extreme ultraviolet lithography
    Cardinale, GF
    Henderson, CC
    Goldsmith, JEM
    Mangat, PJS
    Cobb, J
    Hector, SD
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1999, 17 (06): : 2970 - 2974
  • [44] Recording head metrology at sub-100 nm device dimensions
    Gokemeijer, NJ
    Clinton, TW
    Crawford, TM
    Johnson, M
    JOURNAL OF APPLIED PHYSICS, 2005, 97 (08)
  • [45] Challenges for Analog Circuits in sub-100 nm CMOS Nodes
    Landgraf, Bernd
    2015 22ND INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2015, : 161 - 164
  • [46] Engineering sub-100 nm multi-layer nanoshells
    Xia, Xiaohu
    Liu, Yang
    Backman, Vadim
    Ameer, Guillermo A.
    NANOTECHNOLOGY, 2006, 17 (21) : 5435 - 5440
  • [47] Sub-100 nm Patterning of supported bilayers by nanoshaving lithography
    Shi, Jinjun
    Chen, Jixin
    Cremer, Paul S.
    JOURNAL OF THE AMERICAN CHEMICAL SOCIETY, 2008, 130 (09) : 2718 - +
  • [48] A nanocontact printing system for sub-100 nm aligned patterning
    Takulapalli, Bharath R.
    Morrison, Michael E.
    Gu, Jian
    Zhang, Peiming
    NANOTECHNOLOGY, 2011, 22 (28)
  • [49] Quantum transport model for sub-100 nm CMOS devices
    Yu, ZP
    Yergeau, DW
    Dutton, RW
    ADVANCES IN MICROELECTRONIC DEVICE TECHNOLOGY, 2001, 4600 : 117 - 122
  • [50] Facile Nanocasting of Dielectric Metasurfaces with Sub-100 nm Resolution
    Kim, Kwan
    Yoon, Gwanho
    Baek, Seungho
    Rho, Junsuk
    Lee, Heon
    ACS APPLIED MATERIALS & INTERFACES, 2019, 11 (29) : 26109 - 26115