共 50 条
- [41] Intrinsic fluctuations induced by a high-κ gate dielectric in sub-100 nm Si MOSFETs NOISE AND FLUCTUATIONS, 2005, 780 : 239 - 242
- [42] Sub-100 nm gate technologies for Si/SiGe-buried-channel RF devices 1600, Japan Society of Applied Physics (42):
- [43] Demonstration of pattern transfer into sub-100 nm polysilicon line/space features patterned with extreme ultraviolet lithography JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1999, 17 (06): : 2970 - 2974
- [45] Challenges for Analog Circuits in sub-100 nm CMOS Nodes 2015 22ND INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2015, : 161 - 164
- [49] Quantum transport model for sub-100 nm CMOS devices ADVANCES IN MICROELECTRONIC DEVICE TECHNOLOGY, 2001, 4600 : 117 - 122