A new 1T DRAM cell with enhanced floating body effect

被引:0
|
作者
Lin, Jyi-Tsong [1 ]
Chang, Mike [1 ]
机构
[1] Natl Sun Yat Sen Univ, Dept Elect Engn, Kaohsiung, Taiwan
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Recently the semiconductor industry tends to develop a smaller volume device and system with lower power consumption, lower leakage current, and high speed performance. SOI technology has many unique characteristics, which is one of the most promising methods to the direction. As the semiconductor memory is concerned, the IT-DRAM cell realized by the concept of floating body effect in a PD-SOI nMOSFET can allow the DRAM cell to be scaled down in depth with less area occupied. In this paper, we will propose a new structure of IT-DRAM cell, which has bottom buried oxide with the sidewall block oxide around its body, which can suppress the leakage current between the S/D and the body of the cell. In addition it can also improve the programming window of the IT-DRAM cell more than 39% by utilizing its own structural characteristic.
引用
收藏
页码:23 / +
页数:2
相关论文
共 50 条
  • [21] Capacitorless 1T DRAM sensing scheme with automatic reference generation
    Blagojevic, Marija
    Kayal, Maher
    Pastre, Marc
    Harik, Louis
    Declercq, Michel J.
    Okhonin, Serguei
    Fazan, Pierre C.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (06) : 1463 - 1470
  • [22] A Novel Double HBT-Based Capacitorless 1T DRAM Cell With Si/SiGe Heterojunctions
    Shin, Ja Sun
    Bae, Hagyoul
    Jang, Jaeman
    Yun, Daeyoun
    Lee, Jieun
    Hong, Euiyoun
    Kim, Dae Hwan
    Kim, Dong Myong
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (07) : 850 - 852
  • [23] Novel 1T DRAM Cell for Low-Voltage Operation and Long Data Retention Time
    Lee, Woojun
    Kim, Kwangsoo
    Choi, Woo Young
    IEICE TRANSACTIONS ON ELECTRONICS, 2011, E94C (01) : 110 - 115
  • [24] New insights on "capacitorless" floating-body DRAM cells.
    Fossum, Jerry G.
    Lu, Zhichao
    Trivedi, Vishal P.
    IEEE ELECTRON DEVICE LETTERS, 2007, 28 (06) : 513 - 516
  • [25] LOW POWER AND IMPROVED SPEED 1T DRAM USING DYNAMIC LOGIC
    Nirmalraj, T.
    Pandiyan, S. K.
    Senthilpari, C.
    JOURNAL OF ENGINEERING SCIENCE AND TECHNOLOGY, 2018, 13 (06) : 1636 - 1650
  • [26] 1T DRAM with Raised SiGe Quantum Well for Sensing Margin Improvement
    Lee, Si-Won
    Cho, Seongjae
    Cho, Il Hwan
    Kim, Garam
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2023, 23 (01) : 64 - 70
  • [27] Doping Dependent Assessment of Accumulation Mode and Junctionless FET for 1T DRAM
    Ansari, Md. Hasan Raza
    Navlakha, Nupur
    Lin, Jyi-Tsong
    Kranti, Abhinav
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (03) : 1205 - 1210
  • [28] Split-Gate-Structure 1T DRAM for Retention Characteristic Improvement
    Kim, Garam
    Kim, Sang Wan
    Ryoo, Kyung-Chang
    Oh, Jeong-Hoon
    Sun, Min-Chul
    Kim, Hyun Woo
    Kwon, Dae Woong
    Jang, Ji Soo
    Jung, Sunghun
    Kim, Jang Hyun
    Park, Byung-Gook
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2011, 11 (07) : 5603 - 5607
  • [29] 55 nm Capacitor-less 1T DRAM Cell Transistor with Non-Overlap Structure
    Song, Ki-Whan
    Jeong, Hoon
    Lee, Jae-Wook
    Hong, Sung In
    Tak, Nam-Kyun
    Kim, Young-Tae
    Choi, Yong Lack
    Joo, Han Sung
    Kim, Sung Hwan
    Song, Ho Ju
    Oh, Yong Chul
    Kim, Woo-Seop
    Lee, Yeong-Taek
    Oh, Kyungseok
    Kim, Changhyun
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 797 - +
  • [30] Design and analysis of dopingless 1T DRAM using work function engineered tunnel field effect transistors
    Arun, A. V.
    Sreelekshmi, P. S.
    Jacob, Jobymol
    MICROELECTRONICS JOURNAL, 2022, 124