1T DRAM with Raised SiGe Quantum Well for Sensing Margin Improvement

被引：2
|
作者：
Lee, Si-Won [1 ]
Cho, Seongjae [2 ]
Cho, Il Hwan [1 ]
Kim, Garam [1 ]
机构：
[1] Myongji Univ, Dept Elect Engn, Yongin 17058, South Korea
[2] Gachon Univ, Dept Elect Engn, Seongnam 13120, South Korea
来源：
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE | 2023年 / 23卷 / 01期
基金：
新加坡国家研究基金会;
关键词：
Index Terms-One-transistor (1T) dynamic random-access memory (DRAM); sensing margin; technology computer-aided design (TCAD); LOW-POWER; GATE; TRANSISTOR; TECHNOLOGY;
D O I：
10.5573/JSTS.2023.23.1.64
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, a novel one-transistor dynamic random-access memory (1T DRAM) with a raised SiGe quantum well (QW) under one gate in the double-gate (DG) structure is proposed. The proposed structure can improve the poor performance of the retention time and sensing margin which is the problem of the conventional 1T DRAM. In write operation, the performance is improved through the band to band tunneling (BTBT) between body and drain and through valence band offset between SiGe and Si. Also by utilizing the physical barrier of oxide, read "1" retention time can be increased. The fabrication process is also proposed.
引用
收藏
页码：64 / 70
页数：7
相关论文
共 50 条
  • [1] Performance Improvement of 1T DRAM by Raised Source and Drain Engineering
    Ansari, Md Hasan Raza
    Cho, Seongjae
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (04) : 1577 - 1584
  • [2] A Highly Scalable and Energy-Efficient 1T DRAM Embedding a SiGe Quantum Well Structure for Significant Retention Enhancement
    Yu, Eunseon
    Cho, Seongjae
    2018 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2018), 2018, : 255 - 257
  • [3] A New 1T DRAM Cell: Cone Type 1T DRAM Cell
    Lee, Gil Sung
    Kim, Doo-Hyun
    Cho, Seongjae
    Park, Byung-Gook
    IEICE TRANSACTIONS ON ELECTRONICS, 2011, E94C (05): : 681 - 685
  • [4] Body-Raised Double-Gate Structure for 1T DRAM
    Kim, Garam
    Kim, Sang Wan
    Song, Jae Young
    Kim, Jong Pil
    Ryoo, Kyung-Chang
    Oh, Jeong-Hoon
    Park, Jae Hyun
    Kim, Hyun Woo
    Park, Byung-Gook
    2009 IEEE NANOTECHNOLOGY MATERIALS AND DEVICES CONFERENCE, 2009, : 259 - 263
  • [5] Capacitorless 1T DRAM sensing scheme with automatic reference generation
    Blagojevic, Marija
    Kayal, Maher
    Pastre, Marc
    Harik, Louis
    Declercq, Michel J.
    Okhonin, Serguei
    Fazan, Pierre C.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (06) : 1463 - 1470
  • [6] A Novel Capacitorless 1T DRAM Cell for Data Retention Time Improvement
    Lee, Woojun
    Choi, Woo Young
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2011, 10 (03) : 462 - 466
  • [7] Design optimization of heterojunction 1T DRAM cell with SiGe body/drain for high performance
    Go, Seungwon
    Kim, Shinhee
    Lee, Dong Keun
    Park, Jae Yeon
    Park, Sora
    Kim, Dae Hwan
    Kim, Garam
    Kim, Sangwan
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2022, 37 (12)
  • [8] Split-Gate-Structure 1T DRAM for Retention Characteristic Improvement
    Kim, Garam
    Kim, Sang Wan
    Ryoo, Kyung-Chang
    Oh, Jeong-Hoon
    Sun, Min-Chul
    Kim, Hyun Woo
    Kwon, Dae Woong
    Jang, Ji Soo
    Jung, Sunghun
    Kim, Jang Hyun
    Park, Byung-Gook
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2011, 11 (07) : 5603 - 5607
  • [9] Assessment of SiGe Quantum Well transistors for DRAM peripheral applications
    Ritzenthaler, R.
    Schram, T.
    Eneman, G.
    Mocuta, A.
    Horiguchi, N.
    Thean, A. V. -Y.
    Spessot, A.
    Aoulaiche, M.
    Fazan, P.
    Noh, K. B.
    Son, Y.
    2015 INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2015,
  • [10] A Novel Double HBT-Based Capacitorless 1T DRAM Cell With Si/SiGe Heterojunctions
    Shin, Ja Sun
    Bae, Hagyoul
    Jang, Jaeman
    Yun, Daeyoun
    Lee, Jieun
    Hong, Euiyoun
    Kim, Dae Hwan
    Kim, Dong Myong
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (07) : 850 - 852
12345