A New 1T DRAM Cell: Cone Type 1T DRAM Cell

被引:0
|
作者
Lee, Gil Sung [1 ,2 ]
Kim, Doo-Hyun [1 ,2 ]
Cho, Seongjae [1 ,2 ]
Park, Byung-Gook [1 ,2 ]
机构
[1] Seoul Natl Univ, Sch Elect Engn & Comp Sci, Seoul 151744, South Korea
[2] Seoul Natl Univ, ISRC, Seoul 151744, South Korea
来源
IEICE TRANSACTIONS ON ELECTRONICS | 2011年 / E94C卷 / 05期
关键词
1T DRAM; cone; electric field concentration;
D O I
10.1587/transele.E94.C.681
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We propose a new cone-type DRAM cell as a 1T DRAM cell. The superiority of cone shape is already reported, in that the electric field concentration effect encourages impact ionization phenomenon. So the device has improved DRAM characteristics compared with cylinder type 1T DRAM Cell (SGVC Cell). To confirm the memory operation of the cone-type DRAM cell, simulation works were carried out. Also, retention characteristic shows the device can be used practically.
引用
收藏
页码:681 / 685
页数:5
相关论文
共 50 条
  • [1] A new 1T DRAM cell with enhanced floating body effect
    Lin, Jyi-Tsong
    Chang, Mike
    [J]. MTDT'06: 2006 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN, AND TESTING, PROCEEDINGS, 2006, : 23 - +
  • [2] Investigation on the Effect of Gate Overlap/Underlap on the 1T DRAM Cell
    Go, Seungwon
    Park, Jae Yeon
    Kim, Shinhee
    Noh, Hyung Ju
    Lee, Dong Keun
    Park, So Ra
    Kim, Sangwan
    [J]. 2022 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2022,
  • [3] A new capacitorless 1T DRAM cell: Surrounding gate MOSFET with vertical channel (SGVC cell)
    Jeong, Hoon
    Song, Ki-Whan
    Park, Il Han
    Kim, Tae-Hun
    Lee, Yeun Seung
    Kim, Seong-Goo
    Seo, Jun
    Cho, Kyoungyong
    Lee, Kankyoon
    Shin, Hyungcheol
    Lee, Jong Duk
    Park, Byung-Gook
    [J]. IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2007, 6 (03) : 352 - 357
  • [4] A Novel Capacitorless 1T DRAM Cell for Data Retention Time Improvement
    Lee, Woojun
    Choi, Woo Young
    [J]. IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2011, 10 (03) : 462 - 466
  • [5] Dopingless 1T DRAM: Proposal, Design, and Analysis
    James, Akhil
    Saurabh, Sneh
    [J]. IEEE ACCESS, 2019, 7 : 88960 - 88969
  • [6] A Novel Capacitorless 1T DRAM with Embedded Oxide Layer
    Zhao, Dongxue
    Xia, Zhiliang
    Yang, Tao
    Yang, Yuancheng
    Zhou, Wenxi
    Huo, Zongliang
    [J]. MICROMACHINES, 2022, 13 (10)
  • [7] Design optimization of heterojunction 1T DRAM cell with SiGe body/drain for high performance
    Go, Seungwon
    Kim, Shinhee
    Lee, Dong Keun
    Park, Jae Yeon
    Park, Sora
    Kim, Dae Hwan
    Kim, Garam
    Kim, Sangwan
    [J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2022, 37 (12)
  • [8] 1T Capacitor-Less DRAM Cell Based on Asymmetric Tunnel FET Design
    Biswas, Arnab
    Ionescu, Adrian M.
    [J]. IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2015, 3 (03): : 223 - 228
  • [9] Physical Insights on BJT-Based 1T DRAM Cells
    Zhou, Zhenming
    Fossum, Jerry G.
    Lu, Zhichao
    [J]. IEEE ELECTRON DEVICE LETTERS, 2009, 30 (05) : 565 - 567
  • [10] Performance Improvement of 1T DRAM by Raised Source and Drain Engineering
    Ansari, Md Hasan Raza
    Cho, Seongjae
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (04) : 1577 - 1584