A new 1T DRAM cell with enhanced floating body effect

被引:0
|
作者
Lin, Jyi-Tsong [1 ]
Chang, Mike [1 ]
机构
[1] Natl Sun Yat Sen Univ, Dept Elect Engn, Kaohsiung, Taiwan
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Recently the semiconductor industry tends to develop a smaller volume device and system with lower power consumption, lower leakage current, and high speed performance. SOI technology has many unique characteristics, which is one of the most promising methods to the direction. As the semiconductor memory is concerned, the IT-DRAM cell realized by the concept of floating body effect in a PD-SOI nMOSFET can allow the DRAM cell to be scaled down in depth with less area occupied. In this paper, we will propose a new structure of IT-DRAM cell, which has bottom buried oxide with the sidewall block oxide around its body, which can suppress the leakage current between the S/D and the body of the cell. In addition it can also improve the programming window of the IT-DRAM cell more than 39% by utilizing its own structural characteristic.
引用
收藏
页码:23 / +
页数:2
相关论文
共 50 条
  • [1] A New 1T DRAM Cell: Cone Type 1T DRAM Cell
    Lee, Gil Sung
    Kim, Doo-Hyun
    Cho, Seongjae
    Park, Byung-Gook
    IEICE TRANSACTIONS ON ELECTRONICS, 2011, E94C (05): : 681 - 685
  • [2] Investigation on the Effect of Gate Overlap/Underlap on the 1T DRAM Cell
    Go, Seungwon
    Park, Jae Yeon
    Kim, Shinhee
    Noh, Hyung Ju
    Lee, Dong Keun
    Park, So Ra
    Kim, Sangwan
    2022 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2022,
  • [3] Design optimization of heterojunction 1T DRAM cell with SiGe body/drain for high performance
    Go, Seungwon
    Kim, Shinhee
    Lee, Dong Keun
    Park, Jae Yeon
    Park, Sora
    Kim, Dae Hwan
    Kim, Garam
    Kim, Sangwan
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2022, 37 (12)
  • [4] Holding State Performance Amelioration by Exploitation of NMOS Body Effect in 1T DRAM Cells
    Musiiwa, Peter Bukelani
    Akashe, Shyam
    WIRELESS PERSONAL COMMUNICATIONS, 2018, 99 (01) : 47 - 66
  • [5] Holding State Performance Amelioration by Exploitation of NMOS Body Effect in 1T DRAM Cells
    Peter Bukelani Musiiwa
    Shyam Akashe
    Wireless Personal Communications, 2018, 99 : 47 - 66
  • [6] A new capacitorless 1T DRAM cell: Surrounding gate MOSFET with vertical channel (SGVC cell)
    Jeong, Hoon
    Song, Ki-Whan
    Park, Il Han
    Kim, Tae-Hun
    Lee, Yeun Seung
    Kim, Seong-Goo
    Seo, Jun
    Cho, Kyoungyong
    Lee, Kankyoon
    Shin, Hyungcheol
    Lee, Jong Duk
    Park, Byung-Gook
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2007, 6 (03) : 352 - 357
  • [7] Body-Raised Double-Gate Structure for 1T DRAM
    Kim, Garam
    Kim, Sang Wan
    Song, Jae Young
    Kim, Jong Pil
    Ryoo, Kyung-Chang
    Oh, Jeong-Hoon
    Park, Jae Hyun
    Kim, Hyun Woo
    Park, Byung-Gook
    2009 IEEE NANOTECHNOLOGY MATERIALS AND DEVICES CONFERENCE, 2009, : 259 - 263
  • [8] Origin of wide retention distribution in 1T Floating Body RAM
    Aoulaiche, M.
    Nicoletti, T.
    Veloso, A.
    Roussel, Ph J.
    Simoen, E.
    Claeys, C.
    Groeseneken, G.
    Jurczak, M.
    IEEE INTERNATIONAL SOI CONFERENCE, 2012,
  • [9] A Novel Capacitorless 1T DRAM Cell for Data Retention Time Improvement
    Lee, Woojun
    Choi, Woo Young
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2011, 10 (03) : 462 - 466
  • [10] Dopingless 1T DRAM: Proposal, Design, and Analysis
    James, Akhil
    Saurabh, Sneh
    IEEE ACCESS, 2019, 7 : 88960 - 88969