共 46 条
- [4] 1T Capacitor-Less DRAM Cell Based on Asymmetric Tunnel FET Design IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2015, 3 (03): : 223 - 228
- [5] Design and Analysis of Core-Gate Shell-Channel 1T DRAM 2020 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2020, : 25 - 26
- [6] Design and analysis of dual-gate misalignment on the performance of dopingless tunnel field effect transistor Applied Physics A, 2020, 126
- [7] Design and analysis of dual-gate misalignment on the performance of dopingless tunnel field effect transistor APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2020, 126 (06):
- [8] Improving Retention Time of 1T DRAM using Electrostatic Barrier: Proposal and Analysis PROCEEDINGS OF THE 37TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, VLSID 2024 AND 23RD INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, ES 2024, 2024, : 25 - 30