Investigation of Modified 1T DRAM with Twin Gate Tunneling Field Effect Transistor for Improved Retention Characteristics

This paper proposes a one transistor dynamic random access memory (1T DRAM) with localized partial insulator (LPI) to increase data retention time. Proposed 1T DRAM cell is based on twin gate tunneling field effect transistor (TGTFET) and has improved retention characteristics with LPI. The LPI inhibit stored carrier movement with high energy barrier. Key process sequence is suggested and device optimizations with parameter variation are also investigated with device simulation. As the barrier length increases, retention characteristics can be improved but also it causes a decrease in the read 1 current. An increase in LPI length within the appropriate range is required in the proposed 1T DRAM.