Mixed-signal VLSI architecture for real-time computer vision

被引:9
|
作者
Dallaire, S
Tremblay, M
Poussart, D
机构
[1] Comp. Vision and Systems Laboratory, Dept. of Elec. and Comp. Engineering, Laval University
基金
加拿大自然科学与工程研究理事会;
关键词
D O I
10.1006/rtim.1996.0066
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper presents the architecture of a computer vision system targeted for real-time robot vision and pattern recognition applications, The proposed mixed-signal very large scale integration (VLSI) architecture integrates photo-transduction with low-and medium-level processing such as multi-resolution edge extraction, scale-space integration, edge tracking, dominant point extraction, and database generation. Its high performance stems from a custom CMOS smart image sensor providing parallel access to illuminance data and a set of parallel analog filters performing multi-resolution edge extraction, We have also developed a digital controller which manages data flow between the processing modules of the system and which constructs a database of the observed scene under the supervision of a digital signal processor (DSP) unit, This database describes relevant object contours as a linked list of linear segments and circular arcs with precomputed local and global properties. Such a token description of the scene is suitable for robot vision and pattern recognition applications, since it significantly compresses the amount of data to be processed by further high-level algorithms, Experimental results obtained with the current prototype of the system are very promising, with the complete process, from image acquisition to scene database creation, performed in less than a second. (C) 1997 Academic Press Limited.
引用
收藏
页码:307 / 317
页数:11
相关论文
共 50 条
  • [41] A compact VLSI neural computer integrated with active pixel sensor for real-time machine vision applications
    Fang, WC
    Udomkesmalee, S
    Alkalai, L
    [J]. APPLICATIONS AND SCIENCE OF ARTIFICIAL NEURAL NETWORKS III, 1997, 3077 : 266 - 275
  • [42] VLSI architecture of a Kalman filter optimized for real-time applications
    Chavez-Bracamontes, Ramon
    Gurrola-Navarro, Marco A.
    Jimenez-Flores, Humberto J.
    Bandala-Sanchez, Manuel
    [J]. IEICE ELECTRONICS EXPRESS, 2016, 13 (06):
  • [43] A VLSI ARCHITECTURE FOR REAL-TIME AND FLEXIBLE IMAGE TEMPLATE MATCHING
    CHOU, CH
    CHEN, YC
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1989, 36 (10): : 1336 - 1342
  • [44] A VLSI ARCHITECTURE FOR THE REAL-TIME COMPUTATION OF DISCRETE TRIGONOMETRIC TRANSFORMS
    CANARIS, J
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING, 1993, 5 (01): : 95 - 104
  • [45] VLSI architecture for real-time image and video processing systems
    Philip Dang
    [J]. Journal of Real-Time Image Processing, 2006, 1 : 57 - 62
  • [46] Real-time VLSI architecture for bio-medical monitoring
    Chouliaras, V. A.
    Hu, S.
    Summers, R.
    Echiadis, A. S.
    Azorin-Peris, V.
    King, I.
    Zheng, J.
    [J]. 2008 INTERNATIONAL SPECIAL TOPIC CONFERENCE ON INFORMATION TECHNOLOGY AND APPLICATIONS IN BIOMEDICINE, VOLS 1 AND 2, 2008, : 174 - 177
  • [47] Survey of Real-Time Computer System Architecture
    Gong, Xiaohang
    Jiang, Binze
    Chen, Xianglan
    Gao, Yinkang
    Li, Xi
    [J]. Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2023, 60 (05): : 1021 - 1036
  • [48] A VLSI Architecture for Real-Time Gradient Guided Image Filtering
    Wu, Lei
    Jong, Ching Chuen
    [J]. 2016 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2016,
  • [49] A VLSI system architecture for real-time intelligent decision making
    Patel, MI
    Ranganathan, N
    [J]. INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS 1996, PROCEEDINGS, 1996, : 221 - 230
  • [50] VLSI architecture for real-time fractal image coding processors
    Yamauchi, H
    Takeuchi, Y
    Imai, M
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2000, E83A (03) : 452 - 458