A VLSI ARCHITECTURE FOR THE REAL-TIME COMPUTATION OF DISCRETE TRIGONOMETRIC TRANSFORMS

被引：18
|
作者：
CANARIS, J [1 ]
机构：
[1] NASA,SPACE ENGN RES CTR,ALBUQUERQUE,NM 87106
来源：
JOURNAL OF VLSI SIGNAL PROCESSING | 1993年 / 5卷 / 01期
关键词：
DISCRETE COSINE TRANSFORM; DISCRETE TRIGONOMETRIC TRANSFORMS; VLSI ARCHITECTURE; GOERTZELS ALGORITHM;
D O I：
10.1007/BF01880275
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
The Discrete Trigonometric Transforms are defined as a class of transforms. An algorithm for calculating the Discrete Fourier Transform is extended to cover all members of the defined class. A VLSI architecture which provides for real time calculation of these transforms is presented. This architecture provides simple interconnections, identical processing elements and minimal control complexity.
引用
收藏
页码：95 / 104
页数：10
相关论文
共 50 条
  • [1] An efficient unified systolic architecture for the computation of discrete trigonometric transforms
    Fang, WH
    Wu, ML
    [J]. ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 2092 - 2095
  • [2] A VLSI SYSTEM FOR REAL-TIME LINEAR OPERATIONS AND TRANSFORMS
    NEWELL, M
    RASURE, J
    [J]. IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1991, 39 (08) : 1914 - 1917
  • [3] OPTIMAL UNIFIED ARCHITECTURES FOR THE REAL-TIME COMPUTATION OF TIME-RECURSIVE DISCRETE SINUSOIDAL TRANSFORMS
    LIU, KJR
    CHIU, CT
    KOLAGOTLA, RK
    JAJA, JF
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1994, 4 (02) : 168 - 180
  • [4] Minimal activity mixed-signal VLSI architecture for real-time linear transforms in video
    Karakiewicz, R
    Genov, R
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4433 - 4436
  • [5] A VLSI architecture for real-time edge linking
    Hajjar, A
    Chen, T
    [J]. IEEE TRANSACTIONS ON PATTERN ANALYSIS AND MACHINE INTELLIGENCE, 1999, 21 (01) : 89 - 94
  • [6] Multiplier-less VLSI architecture for real-time computation of multi-dimensional convolution
    Zhang, Ming Z.
    Ngo, Hau T.
    Asari, Vijayan K.
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2007, 31 (01) : 25 - 37
  • [7] VLSI architecture for real-time fractal video encoding
    He, ZL
    Liou, ML
    Fu, KW
    [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 2, 1996, : 738 - 741
  • [8] VLSI Architecture Design for Particle Filtering in Real-time
    Pasciaroni, A.
    Rodriguez, J. A.
    Masson, F.
    Julian, P.
    Nebot, E.
    [J]. PROCEEDINGS OF THE 2014 ARGENTINE SCHOOL OF MICRO-NANOELECTRONICS, TECHNOLOGY AND APPLICATIONS (EAMTA), 2014, : 70 - 76
  • [9] VLSI architecture for real-time dominant point extraction
    Dallaire, S
    Tremblay, M
    Poussart, D
    [J]. VISION INTERFACE '97, PROCEEDINGS, 1997, : 170 - 177
  • [10] A VLSI ARCHITECTURE FOR ONLINE SCHEDULER IN REAL-TIME SYSTEMS
    LI, T
    ZHAO, W
    CARTER, N
    [J]. COMPUTING AND INFORMATION, 1989, : 201 - 206
12345