Mixed-signal VLSI architecture for real-time computer vision

被引:9
|
作者
Dallaire, S
Tremblay, M
Poussart, D
机构
[1] Comp. Vision and Systems Laboratory, Dept. of Elec. and Comp. Engineering, Laval University
基金
加拿大自然科学与工程研究理事会;
关键词
D O I
10.1006/rtim.1996.0066
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper presents the architecture of a computer vision system targeted for real-time robot vision and pattern recognition applications, The proposed mixed-signal very large scale integration (VLSI) architecture integrates photo-transduction with low-and medium-level processing such as multi-resolution edge extraction, scale-space integration, edge tracking, dominant point extraction, and database generation. Its high performance stems from a custom CMOS smart image sensor providing parallel access to illuminance data and a set of parallel analog filters performing multi-resolution edge extraction, We have also developed a digital controller which manages data flow between the processing modules of the system and which constructs a database of the observed scene under the supervision of a digital signal processor (DSP) unit, This database describes relevant object contours as a linked list of linear segments and circular arcs with precomputed local and global properties. Such a token description of the scene is suitable for robot vision and pattern recognition applications, since it significantly compresses the amount of data to be processed by further high-level algorithms, Experimental results obtained with the current prototype of the system are very promising, with the complete process, from image acquisition to scene database creation, performed in less than a second. (C) 1997 Academic Press Limited.
引用
收藏
页码:307 / 317
页数:11
相关论文
共 50 条
  • [21] VLSI architecture for real-time dominant point extraction
    Dallaire, S
    Tremblay, M
    Poussart, D
    VISION INTERFACE '97, PROCEEDINGS, 1997, : 170 - 177
  • [22] A real-time edge detector: Algorithm and VLSI architecture
    Alzahrani, FM
    Chen, T
    REAL-TIME IMAGING, 1997, 3 (05) : 363 - 378
  • [23] A VLSI ARCHITECTURE FOR ONLINE SCHEDULER IN REAL-TIME SYSTEMS
    LI, T
    ZHAO, W
    CARTER, N
    COMPUTING AND INFORMATION, 1989, : 201 - 206
  • [24] Real-time VLSI techniques for processing of computer images
    Farroha, BS
    Deshmukh, RG
    APPLICATIONS OF DIGITAL IMAGE PROCESSING XIX, 1996, 2847 : 78 - 86
  • [25] An architecture for a configurable mixed-signal device
    Mar, M
    Sullam, B
    Blom, E
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (03) : 565 - 568
  • [26] An architecture for a programmable mixed-signal device
    Mar, M
    Sullam, B
    Blom, E
    PROCEEDINGS OF THE IEEE 2002 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2002, : 55 - 58
  • [27] Real-time adaptive signal processing using a dynamic reconfigurable systolic architecture in analog VLSI
    Wiehler, K
    Grigat, RR
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3: ANALOG AND DIGITAL SIGNAL PROCESSING, 1999, : 58 - 61
  • [28] A multiplexed mixed-signal fuzzy architecture
    Vidal-Verdu, F
    Navas-Gonzalez, R
    Rodriguez-Vazquez, A
    1998 IEEE INTERNATIONAL CONFERENCE ON FUZZY SYSTEMS AT THE IEEE WORLD CONGRESS ON COMPUTATIONAL INTELLIGENCE - PROCEEDINGS, VOL 1-2, 1998, : 1076 - 1081
  • [29] BLIND SOURCE-SEPARATION IN MIXED-SIGNAL VLSI
    Valenzuela, Waldo
    Carvajal, Gonzalo
    Figueroa, Miguel
    NEURAL NETWORK WORLD, 2009, 19 (05) : 641 - 656
  • [30] A Real-Time Vital-Sign Monitoring in the Physical Domain on a Mixed-Signal Reconfigurable Platform
    Shah, Sahil
    Toreyin, Hakan
    Gungor, Cihan Berk
    Hasler, Jennifer
    IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2019, 13 (06) : 1690 - 1699