Measurements of digital signal delay variation due to dynamic power supply noise

被引:11
|
作者
Fukazawa, Mitsuya [1 ]
Nagata, Makoto [1 ]
机构
[1] Kobe Univ, Dept Syst & Comp Engn, Nada Ku, Kobe, Hyogo 6578501, Japan
关键词
D O I
10.1109/ASSCC.2005.251691
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
On-chip 100-ps/100-mu V waveform accurate measurements on signal transition in a large-scale digital circuits clearly demonstrate the correlation of dynamic delay variation with power supply noise waveforms. An approximately linear dependence of delay increase with drop height holds under the existence of static IR drop, however, the coefficient of delay increase is strongly influenced by a dynamic power supply noise waveform. Another cause of delay variation is found as a distortion of signal waveforms during logic transition by dynamic power supply noise, where the process is sensitive not only to a noise waveform but also to a relative time difference among victim and aggressor pairs, which can be generally found in a design with multiple clock domains.
引用
收藏
页码:165 / 168
页数:4
相关论文
共 50 条
  • [31] An analytical propagation delay model with power supply noise effects
    Pude, Mork
    Washburn, Clyde
    Mukund, P. R.
    Abe, Kouichi
    Nishi, Yoshinori
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 629 - 632
  • [32] Static compaction of delay tests considering power supply noise
    Wang, J
    Lu, X
    Qiu, WQ
    Yue, ZD
    Fancler, S
    Shi, WP
    Walker, DMH
    [J]. 23RD IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2005, : 235 - 240
  • [33] On the Analysis and the Mitigation of Power Supply Noise and Power Distribution Network Impedance Variation for Scan-Based Delay Testing Techniques
    Thibeault, Claude
    Gagnon, Ghyslain
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (07) : 1377 - 1390
  • [34] SIGNAL DETECTION WITH NOISE POWER VARIATION BETWEEN THE HYPOTHESES
    Vincent, Francois
    Besson, Olivier
    Richard, Cedric
    [J]. 2009 IEEE 13TH DIGITAL SIGNAL PROCESSING WORKSHOP & 5TH IEEE PROCESSING EDUCATION WORKSHOP, VOLS 1 AND 2, PROCEEDINGS, 2009, : 588 - +
  • [35] Bounding supply noise induced path delay variation by a relaxation approach
    Wang, BH
    Mazumder, P
    [J]. 19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 349 - 354
  • [36] Measurement results of delay degradation due to power supply noise well correlated with full-chip simulation
    Ogasahara, Yasuhiro
    Enami, Takashi
    Hashimoto, Masanori
    Sato, Takashi
    Onoye, Takao
    [J]. PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 861 - 864
  • [37] SOURCES OF VARIATION IN SPIROMETRIC MEASUREMENTS - IDENTIFYING THE SIGNAL AND DEALING WITH NOISE
    BECKLAKE, MR
    WHITE, N
    [J]. OCCUPATIONAL MEDICINE-STATE OF THE ART REVIEWS, 1993, 8 (02): : 241 - 264
  • [38] Effect of power supply noise on SRAM dynamic stability
    Khellah, Muhammad
    Khalil, DiaaEldin
    Somasekhar, Dinesh
    Ismail, Yehea
    Karnik, Tanay
    De, Vivek
    [J]. 2007 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2007, : 76 - 77
  • [39] Coping with buffer delay change due to power and ground noise
    Chen, LH
    Marek-Sadowska, M
    Brewer, F
    [J]. 39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 860 - 865
  • [40] Power supply noise conversion to phase noise in CMOS frequency digital divider
    Crockett, JD
    Siccardi, M
    [J]. PROCEEDINGS OF THE 2002 IEEE INTERNATIONAL FREQUENCY CONTROL SYMPOSIUM & PDA EXHIBITION, 2002, : 699 - 702