共 50 条
- [1] A New Delay Testing Signal Scheme Robust to Power Distribution Network Impedance Variation [J]. 2017 IEEE 35TH VLSI TEST SYMPOSIUM (VTS), 2017,
- [2] Power supply noise in delay testing [J]. 2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2006, : 510 - +
- [5] Modeling power supply noise in delay testing [J]. IEEE DESIGN & TEST OF COMPUTERS, 2007, 24 (03): : 226 - 234
- [6] Scan chain design for shift power reduction in scan-based testing [J]. Science China Information Sciences, 2011, 54 : 767 - 777
- [8] Measurement-based analysis of delay variation induced by dynamic power supply noise [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (11): : 1559 - 1566
- [9] Delay variation analysis in consideration of dynamic power supply noise waveform [J]. PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 865 - 868
- [10] On reducing both shift and capture power for scan-based testing [J]. 2008 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 619 - +