A Lightweight Posit Processing Unit for RISC-V Processors in Deep Neural Network Applications

被引:16
|
作者
Cococcioni, Marco [1 ]
Rossi, Federico [1 ]
Ruffaldi, Emanuele [2 ]
Saponara, Sergio [1 ]
机构
[1] Univ Pisa, Dept Informat Engn, I-56122 Pisa, Italy
[2] MMI SpA, I-56011 Calci, Italy
基金
欧盟地平线“2020”;
关键词
Alternative representations of real numbers; posit arithmetic; hardware synthesis; RISC-V processors; instruction set architecture extension; scalar operations;
D O I
10.1109/TETC.2021.3120538
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Nowadays, two groundbreaking factors are emerging in neural networks. First, there is the RISC-V open instruction set architecture (ISA) that allows a seamless implementation of custom instruction sets. Second, there are several novel formats for real number arithmetic. In this work, we combined these two key aspects using the very promising posit format, developing a light Posit Processing Unit (PPU-light). We present an extension of the base RISC-V ISA that allows the conversion between 8 or 16-bit posits and 32-bit IEEE Floats or fixed point formats in order to offer a compressed representation of real numbers with little-to-none accuracy degradation. Then we elaborate on the hardware and software toolchain integration of our PPU-light inside the Ariane RISC-V core and its toolchain, showing how little it impacts in terms of circuit complexity and power consumption. Indeed, only 0.36% of the circuit is devoted to the PPU-light while the full RISC-V core occupies the 33% of the overall circuit complexity. Finally we present the impact of our PPU-light on a deep neural network task, reporting speedups up to 10 on sample inference processing time.
引用
收藏
页码:1898 / 1908
页数:11
相关论文
共 50 条
  • [41] A Lightweight AES Coprocessor Based on RISC-V Custom Instructions
    Pan, Lihang
    Tu, Guoqing
    Liu, Shubo
    Cai, Zhaohui
    Xiong, Xingxing
    SECURITY AND COMMUNICATION NETWORKS, 2021, 2021
  • [42] A Pluggable Vector Unit for RISC-V Vector Extension
    Maisto, Vincenzo
    Cilardo, Alessandro
    PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, : 1143 - 1148
  • [43] RISC-V Instruction Set Extensions for Lightweight Symmetric Cryptography
    Cheng H.
    Großschädl J.
    Marshall B.
    Page D.
    Pham T.
    IACR Transactions on Cryptographic Hardware and Embedded Systems, 2022, 2023 (01): : 193 - 237
  • [44] RISC-HD: Lightweight RISC-V Processor for Efficient Hyperdimensional Computing Inference
    Taheri, Farhad
    Bayat-Sarmadi, Siavash
    Hadayeghparast, Shahriar
    IEEE INTERNET OF THINGS JOURNAL, 2022, 9 (23) : 24030 - 24037
  • [45] RSM Protection of the PRESENT Lightweight Cipher as a RISC-V Extension
    Tehrani, Etienne
    Graba, Tarik
    Merabet, Abdelmalek Si
    Danger, Jean-Luc
    2021 24TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2021), 2021, : 325 - 332
  • [46] Design and Analysis of Posit Quire Processing Engine for Neural Network Applications
    Edavoor, Pranose J.
    Raveendran, Aneesh
    Selvakumar, David
    Desalphine, Vivian
    Shankar, Dharani G.
    Raut, Gopal
    2023 36TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2023 22ND INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, VLSID, 2023, : 252 - 257
  • [47] A Survey of Recent Developments in Testability, Safety and Security of RISC-V Processors
    Anders, Jens
    Andreu, Pablo
    Becker, Bernd
    Becker, Steffen
    Cantoro, Riccardo
    Deligiannis, Nikolaos I.
    Elhamawy, Nourhan
    Faller, Tobias
    Hernandez, Carles
    Mentens, Nele
    Rizi, Mahnaz Namazi
    Polian, Ilia
    Sajadi, Abolfazl
    Sauer, Mathias
    Schwachhofer, Denis
    Reorda, Matteo Sonza
    Stefanov, Todor
    Tuzov, Ilya
    Wagner, Stefan
    Zidaric, Nu'ga
    2023 IEEE EUROPEAN TEST SYMPOSIUM, ETS, 2023,
  • [48] LIRA-V: Lightweight Remote Attestation for Constrained RISC-V Devices
    Shepherd, Carlton
    Markantonakis, Konstantinos
    Jaloyan, Georges-Axel
    2021 IEEE SYMPOSIUM ON SECURITY AND PRIVACY WORKSHOPS (SPW 2021), 2021, : 221 - 227
  • [49] Optimized Implementation of SM4 on AVR Microcontrollers, RISC-V Processors, and ARM Processors
    Kwon, Hyeokdong
    Kim, Hyunjun
    Eum, Siwoo
    Sim, Minjoo
    Kim, Hyunji
    Lee, Wai-Kong
    Hu, Zhi
    Seo, Hwajeong
    IEEE ACCESS, 2022, 10 : 80225 - 80233
  • [50] Deploying human activity recognition in embedded RISC-V processors: Deploying human activity recognition in embedded RISC-V processors: W. A. Nunes et al.
    Nunes, Willian Analdo
    Reusch, Rafael Schild
    Luza, Lucas
    Bernardon, Eduardo
    Dal Zotto, Angelo Elias
    Juracy, Leonardo Rezende
    Moraes, Fernando Gehm
    Design Automation for Embedded Systems, 2024, 28 (03) : 187 - 217