A Lightweight Posit Processing Unit for RISC-V Processors in Deep Neural Network Applications

被引:16
|
作者
Cococcioni, Marco [1 ]
Rossi, Federico [1 ]
Ruffaldi, Emanuele [2 ]
Saponara, Sergio [1 ]
机构
[1] Univ Pisa, Dept Informat Engn, I-56122 Pisa, Italy
[2] MMI SpA, I-56011 Calci, Italy
基金
欧盟地平线“2020”;
关键词
Alternative representations of real numbers; posit arithmetic; hardware synthesis; RISC-V processors; instruction set architecture extension; scalar operations;
D O I
10.1109/TETC.2021.3120538
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Nowadays, two groundbreaking factors are emerging in neural networks. First, there is the RISC-V open instruction set architecture (ISA) that allows a seamless implementation of custom instruction sets. Second, there are several novel formats for real number arithmetic. In this work, we combined these two key aspects using the very promising posit format, developing a light Posit Processing Unit (PPU-light). We present an extension of the base RISC-V ISA that allows the conversion between 8 or 16-bit posits and 32-bit IEEE Floats or fixed point formats in order to offer a compressed representation of real numbers with little-to-none accuracy degradation. Then we elaborate on the hardware and software toolchain integration of our PPU-light inside the Ariane RISC-V core and its toolchain, showing how little it impacts in terms of circuit complexity and power consumption. Indeed, only 0.36% of the circuit is devoted to the PPU-light while the full RISC-V core occupies the 33% of the overall circuit complexity. Finally we present the impact of our PPU-light on a deep neural network task, reporting speedups up to 10 on sample inference processing time.
引用
收藏
页码:1898 / 1908
页数:11
相关论文
共 50 条
  • [21] Protecting RISC-V Processors against Physical Attacks
    Werner, Mario
    Schilling, Robert
    Unterluggauer, Thomas
    Mangard, Stefan
    2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 1136 - 1141
  • [22] XpulpNN: Accelerating Quantized Neural Networks on RISC-V Processors Through ISA Extensions
    Garofalo, Angelo
    Tagliavini, Giuseppe
    Conti, Francesco
    Rossi, Davide
    Benini, Luca
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 186 - 191
  • [23] Elliptic-Curve Cryptography Implementation on RISC-V Processors for Internet of Things Applications
    Preethi, Preethi
    Ulla, Mohammed Mujeer
    Yadav, G. Praveen Kumar
    Roy, Kumar Sekhar
    Hazarika, Ruhul Amin
    Saxena, K. Kuldeep
    JOURNAL OF ENGINEERING, 2024, 2024
  • [24] Integration of Posit Arithmetic in RISC-V Targeting Low-Power Computations
    Mallasen, David
    Murillo, Raul
    Del Barrio, Alberto A.
    Botella, Guillermo
    Prieto-Matias, Manuel
    2024 IEEE 24TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY, NANO 2024, 2024, : 352 - 357
  • [25] Assembly or Optimized C for Lightweight Cryptography on RISC-V?
    Campos, Fabio
    Jellema, Lars
    Lemmen, Mauk
    Mueller, Lars
    Sprenkels, Amber
    Viguier, Benoit
    CRYPTOLOGY AND NETWORK SECURITY, CANS 2020, 2020, 12579 : 526 - 545
  • [26] TeleVM: A Lightweight Virtual Machine for RISC-V Architecture
    Li, Tianzheng
    Cui, Enfang
    Wu, Yuting
    Wei, Qian
    Gao, Yue
    IEEE COMPUTER ARCHITECTURE LETTERS, 2024, 23 (01) : 121 - 124
  • [27] Performance Evaluation of Lightweight Cryptographic Algorithms on RISC-V
    Mumcu, Muhammet Cihat
    Cicek, Ihsan
    Bayar, Salih
    2022 30TH SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE, SIU, 2022,
  • [28] PERCIVAL: Open-Source Posit RISC-V Core With Quire Capability
    Mallasen, David
    Murillo, Raul
    Del Barrio, Alberto A.
    Botella, Guillermo
    Pinuel, Luis
    Prieto-Matias, Manuel
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2022, 10 (03) : 1241 - 1252
  • [29] CNN Specific ISA Extensions Based on RISC-V Processors
    Yu, Xiang
    Yang, Zhijie
    Peng, Linghui
    Lin, Bo
    Yang, Wenjing
    Wang, Lei
    2022 5TH INTERNATIONAL CONFERENCE ON CIRCUITS, SYSTEMS AND SIMULATION (ICCSS 2022), 2022, : 116 - 120
  • [30] Inference with Transformer Encoders on ARM and RISC-V Multicore Processors
    Martinez, Hector
    Igual, Francisco D.
    Rodriguez-Sanchez, Rafael
    Catalan, Sandra
    Castello, Adrian
    Quintana-Orti, Enrique S.
    EURO-PAR 2024: PARALLEL PROCESSING, PART II, EURO-PAR 2024, 2024, 14802 : 377 - 392