共 50 条
- [31] SSFuzz: Generating syntactic and semantic seeds for RISC-V processors PROCEEDING OF THE GREAT LAKES SYMPOSIUM ON VLSI 2024, GLSVLSI 2024, 2024, : 421 - 426
- [32] Cryptographic Accelerators for Trusted Execution Environment in RISC-V processors 2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
- [33] Ultra-compact Binary Neural Networks for Human Activity Recognition on RISC-V Processors PROCEEDINGS OF THE 18TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2021 (CF 2021), 2021, : 3 - 11
- [34] Digital Signal Processing Accelerator for RISC-V 2019 26TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2019, : 703 - 706
- [35] RISC-V Benchmarking for Onboard Sensor Processing 2021 IEEE SPACE COMPUTING CONFERENCE (SCC), 2021, : 46 - 59
- [37] Vector Processing Unit: A RISC-V based SIMD Co-processor for Embedded Processing 2021 24TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2021), 2021, : 30 - 34
- [38] Customizing the CVA6 RISC-V Core to Integrate Posit and Quire Instructions PROCEEDINGS OF THE 37TH CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS 2022), 2022, : 125 - 130
- [39] Execution at RISC: Stealth JOP Attacks on RISC-V Applications COMPUTER SECURITY. ESORICS 2023 INTERNATIONAL WORKSHOPS, CPS4CIP, PT II, 2024, 14399 : 377 - 391
- [40] An FPGA Implementation of a RISC-V Based SoC System for Image Processing Applications 29TH IEEE CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS (SIU 2021), 2021,