A Lightweight Posit Processing Unit for RISC-V Processors in Deep Neural Network Applications

被引:16
|
作者
Cococcioni, Marco [1 ]
Rossi, Federico [1 ]
Ruffaldi, Emanuele [2 ]
Saponara, Sergio [1 ]
机构
[1] Univ Pisa, Dept Informat Engn, I-56122 Pisa, Italy
[2] MMI SpA, I-56011 Calci, Italy
基金
欧盟地平线“2020”;
关键词
Alternative representations of real numbers; posit arithmetic; hardware synthesis; RISC-V processors; instruction set architecture extension; scalar operations;
D O I
10.1109/TETC.2021.3120538
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Nowadays, two groundbreaking factors are emerging in neural networks. First, there is the RISC-V open instruction set architecture (ISA) that allows a seamless implementation of custom instruction sets. Second, there are several novel formats for real number arithmetic. In this work, we combined these two key aspects using the very promising posit format, developing a light Posit Processing Unit (PPU-light). We present an extension of the base RISC-V ISA that allows the conversion between 8 or 16-bit posits and 32-bit IEEE Floats or fixed point formats in order to offer a compressed representation of real numbers with little-to-none accuracy degradation. Then we elaborate on the hardware and software toolchain integration of our PPU-light inside the Ariane RISC-V core and its toolchain, showing how little it impacts in terms of circuit complexity and power consumption. Indeed, only 0.36% of the circuit is devoted to the PPU-light while the full RISC-V core occupies the 33% of the overall circuit complexity. Finally we present the impact of our PPU-light on a deep neural network task, reporting speedups up to 10 on sample inference processing time.
引用
收藏
页码:1898 / 1908
页数:11
相关论文
共 50 条
  • [31] SSFuzz: Generating syntactic and semantic seeds for RISC-V processors
    Jin, Shaoqian
    Li, Yulin
    Chen, Liwei
    Shi, Gang
    PROCEEDING OF THE GREAT LAKES SYMPOSIUM ON VLSI 2024, GLSVLSI 2024, 2024, : 421 - 426
  • [32] Cryptographic Accelerators for Trusted Execution Environment in RISC-V processors
    Hoang, Trong-Thuc
    Duran, Ckristian
    Tsukamoto, Akira
    Suzaki, Kuniyasu
    Pham, Cong-Kha
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [33] Ultra-compact Binary Neural Networks for Human Activity Recognition on RISC-V Processors
    Daghero, Francesco
    Xie, Chen
    Pagliari, Daniele Jahier
    Burrello, Alessio
    Castellano, Marco
    Gandolfi, Luca
    Calimera, Andrea
    Macii, Enrico
    Poncino, Massimo
    PROCEEDINGS OF THE 18TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2021 (CF 2021), 2021, : 3 - 11
  • [34] Digital Signal Processing Accelerator for RISC-V
    Calicchia, L.
    Ciotoli, V.
    Cardarilli, G. C.
    Di Nunzio, L.
    Fazzolari, R.
    Nannarelli, A.
    Re, M.
    2019 26TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2019, : 703 - 706
  • [35] RISC-V Benchmarking for Onboard Sensor Processing
    Cannizzaro, Michael J.
    Gretok, Evan W.
    George, Alan D.
    2021 IEEE SPACE COMPUTING CONFERENCE (SCC), 2021, : 46 - 59
  • [36] Deploying human activity recognition in embedded RISC-V processors
    Nunes, Willian Analdo
    Reusch, Rafael Schild
    Luza, Lucas
    Bernardon, Eduardo
    Dal Zotto, Angelo Elias
    Juracy, Leonardo Rezende
    Moraes, Fernando Gehm
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2024,
  • [37] Vector Processing Unit: A RISC-V based SIMD Co-processor for Embedded Processing
    Ali, Muhammad
    von Ameln, Matthias
    Goehringer, Diana
    2021 24TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2021), 2021, : 30 - 34
  • [38] Customizing the CVA6 RISC-V Core to Integrate Posit and Quire Instructions
    Mallasen, David
    Murillo, Raul
    Del Barrio, Alberto A.
    Botella, Guillermo
    Pinuel, Luis
    Prieto-Matias, Manuel
    PROCEEDINGS OF THE 37TH CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS 2022), 2022, : 125 - 130
  • [39] Execution at RISC: Stealth JOP Attacks on RISC-V Applications
    Buckwell, Loic
    Gilles, Olivier
    Perez, Daniel Gracia
    Kosmatov, Nikolai
    COMPUTER SECURITY. ESORICS 2023 INTERNATIONAL WORKSHOPS, CPS4CIP, PT II, 2024, 14399 : 377 - 391
  • [40] An FPGA Implementation of a RISC-V Based SoC System for Image Processing Applications
    Gholizadehazari, Erfan
    Ayhan, Tuba
    Ors, Berna
    29TH IEEE CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS (SIU 2021), 2021,