Yield Improvement of 3D ICs in the Presence of Defects in Through Signal Vias

被引：0

作者：

Nain, Rajeev K. ^{[1
]}

Pinge, Shantesh ^{[1
]}

Chrzanowska-Jeske, Malgorzata ^{[1
]}

机构：

[1] Portland State Univ, Dept Elect & Comp Engn, Portland, OR 97207 USA

来源：

PROCEEDINGS OF THE ELEVENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2010) | 2010年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Through signal vias (TSVs) in 3D ICs suffer from thermo-mechanical stress, and may fail or attain plasticity resulting in significant yield loss. We present a novel set of strategies for yield improvement in the presence of defects in through signal vias in heterogeneous 3D system-on-chip. Monte-Carlo simulation results show that our strategy can improve the yield of 3D ICs significantly. Furthermore, we estimate the parametric yield and present a quantitative analysis of the impact of our approach on chip area, power, performance and chip revenue that can improve profitability. Our results suggest that the proposed strategies can be very useful in yield-aware 3D design.

引用

页码：598 / 605

页数：8

共 50 条

[1] Structural Optimization of Ground Vias for 3D ICs
Li, Chunquan
Kuang, Xiaole
MANUFACTURING PROCESS TECHNOLOGY, PTS 1-5, 2011, 189-193 : 1472 - 1475
[2] Resource Allocation Methodology for Through Silicon Vias and Sleep Transistors in 3D ICs
Wang, Hailang
Salman, Emre
PROCEEDINGS OF THE SIXTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2015), 2015, : 523 - 527
[3] Yield Improvement and Test Cost Optimization for 3D Stacked ICs
Hamdioui, Said
Taouil, Mottaqiallah
2011 20TH ASIAN TEST SYMPOSIUM (ATS), 2011, : 480 - 485
[4] Parametric Yield Management for 3D ICs: Models and Strategies for Improvement
Ferri, Cesare
Reda, Sherief
Bahar, R. Iris
ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2008, 4 (04)
[5] Cluster-error correction for through-silicon vias in 3D ICs
Huang, Tsung-Chu
ELECTRONICS LETTERS, 2015, 51 (03) : 289 - 290
[6] Charge-Trap-Free Polymer-Liner Through-Silicon Vias for Reliability Improvement of 3D ICs
Kino, Hisashi
Lee, Sungho
Sugawara, Yohei
Fukushima, Takafumi
Tanaka, Tetsu
2018 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2018, : 135 - 137
[7] Redundant vias insertion for performance enhancement in 3D ICs
Zhang, Xu
Jiang, Xiaohong
Horiguchi, Susumu
IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (04): : 571 - 580
[8] Modeling and Analysis of Cu-CNT Composite Through Glass Vias in 3D ICs
Kumar, Ajay
Dhiman, Rohit
2021 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS (EDAPS), 2021,
[9] Characterization of Thermal Vias for 3D ICs Using FEM Analysis
Galicia, Melvin
Zajac, Piotr
Maj, Cezary
Napieralski, Andrzej
2015 21ST INTERNATIONAL WORKSHOP ON THERMAL INVESTIGATIONS OF ICS AND SYSTEMS (THERMINIC), 2015,
[10] Yield and Reliability Enhancement for 3D ICs
Jiang, Li
Xu, Qiang
2015 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2015,

← 1 2 3 4 5 →