Yield Improvement of 3D ICs in the Presence of Defects in Through Signal Vias

被引：0

作者：

Nain, Rajeev K. ^{[1
]}

Pinge, Shantesh ^{[1
]}

Chrzanowska-Jeske, Malgorzata ^{[1
]}

机构：

[1] Portland State Univ, Dept Elect & Comp Engn, Portland, OR 97207 USA

来源：

PROCEEDINGS OF THE ELEVENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2010) | 2010年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Through signal vias (TSVs) in 3D ICs suffer from thermo-mechanical stress, and may fail or attain plasticity resulting in significant yield loss. We present a novel set of strategies for yield improvement in the presence of defects in through signal vias in heterogeneous 3D system-on-chip. Monte-Carlo simulation results show that our strategy can improve the yield of 3D ICs significantly. Furthermore, we estimate the parametric yield and present a quantitative analysis of the impact of our approach on chip area, power, performance and chip revenue that can improve profitability. Our results suggest that the proposed strategies can be very useful in yield-aware 3D design.

引用

页码：598 / 605

页数：8

共 50 条

[41] Planarization yield limiters for wafer-scale 3D ICs
Gupta, M
Rajagopalan, G
Hong, CK
Lu, JQ
Rose, K
Gutmann, RJ
2002 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP: ADVANCING THE SCIENCE OF SEMICONDUCTOR MANUFACTURING EXCELLENCE, 2002, : 278 - 283
[42] Die Matching Algorithm for Enhancing Parametric Yield of 3D ICs
Park, Sangdo
Kim, Taewhan
2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 143 - 146
[43] Pre-Bond Probing of Through-Silicon Vias in 3-D Stacked ICs
Noia, Brandon
Chakrabarty, Krishnendu
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (04) : 547 - 558
[44] Temperature Aware Refresh for DRAM Performance Improvement in 3D ICs
Guan, Menglong
Wang, Lei
PROCEEDINGS OF THE SIXTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2015), 2015, : 207 - 211
[45] Testing 3D Chips Containing Through-Silicon Vias
Marinissen, Erik Jan
Zorian, Yervant
ITC: 2009 INTERNATIONAL TEST CONFERENCE, 2009, : 569 - +
[46] Random Walk Based Capacitance Extraction for 3D ICs with Cylindrical Inter-Tier-Vias
Yu, Wenjian
Zhang, Chao
Wang, Qing
Shi, Yiyu
2014 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2014, : 702 - 709
[47] Through-Silicon Vias and 3D Inductors for RF Applications
Ebefors, Thorbjorn
Oberhammer, Joachim
MICROWAVE JOURNAL, 2014, 57 (02) : 80 - +
[48] Compact AC Modeling and Performance Analysis of Through-Silicon Vias in 3-D ICs
Xu, Chuan
Li, Hong
Suaya, Roberto
Banerjee, Kaustav
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (12) : 3405 - 3417
[49] Bandwidth-to-Area Comparison of Through Silicon Vias and Inductive Links for 3-D ICs
Papistas, Ioannis A.
Pavlidis, Vasilis F.
2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2015, : 412 - 415
[50] Capacitance Expressions and Electrical Characterization of Tapered Through-Silicon Vias for 3-D ICs
Su, Jinrong
Wang, Fang
Zhang, Wenmei
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2015, 5 (10): : 1488 - 1496

← 1 2 3 4 5 →