Yield Improvement and Test Cost Optimization for 3D Stacked ICs

被引:7
|
作者
Hamdioui, Said [1 ]
Taouil, Mottaqiallah [1 ]
机构
[1] Delft Univ Technol, Comp Engn Lab, Fac EE Math & CS, NL-2628 CD Delft, Netherlands
关键词
3D Stacked IC; Yield; Layer Redundancy; Test Flows;
D O I
10.1109/ATS.2011.88
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Three-Dimensional Stacked IC (3D-SIC) is an emerging technology promising many benefits, such as heterogeneous integration, reduced latency and power consumption. Realizing higher compound yield and overall low cost are the driving forces of the success of such a technology. This paper addresses these two topics. First, two yield improvement schemes will be discussed: wafer matching and layer redundancy. Wafer matching is a technique that can be applied when Wafer-to-Wafer (W2W) stacking is used to fabricate 3D-SICs; this stacking approach provides many advantages such as high throughput, thin wafer and small die handling, and high TSV density; however, it suffers from low compound yield as compared with other stacking processes. Layer redundancy, on the other hand, is based on adding redundant layer(s) to the stacked IC to replace the faulty irreparable dies in the stack. It can be applied only when similar dies are stacked as it is the case for stacked memories. Experiment results for both wafer matching and layer redundancy will be presented and compared; they show that both wafer matching and layer redundancy significantly improve the yield and therefore reduce the cost per 3D-SIC. Second, test cost optimization will be covered. During the manufacturing of 3D-SICs, tests can be applied at different moments such as before the stacking process, during the creation of each partial stacked IC, after the creation of the complete stack, etc. This results into a huge number of test flows. A framework covering different test flows will be discussed. In addition, an appropriate cost model able to identify the most cost-effective test flow will be presented. The simulation results show that test flows with the pre-bond testing significantly reduce the overall cost, that a cheaper test flow does not necessary results in lower overall cost, and that the best cost-effective test flow strongly depends on the stack yield; hence, adapting the test according the stack yield is the best approach to use.
引用
收藏
页码:480 / 485
页数:6
相关论文
共 50 条
  • [1] A Novel Wafer Manipulation Method for Yield Improvement and Cost Reduction of 3D Wafer-on-Wafer Stacked ICs
    Bei Zhang
    Vishwani D. Agrawal
    [J]. Journal of Electronic Testing, 2014, 30 : 57 - 75
  • [2] A Novel Wafer Manipulation Method for Yield Improvement and Cost Reduction of 3D Wafer-on-Wafer Stacked ICs
    Zhang, Bei
    Agrawal, Vishwani D.
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2014, 30 (01): : 57 - 75
  • [3] Test-Cost Optimization and Test-Flow Selection for 3D-Stacked ICs
    Agrawal, Mukesh
    Chakrabarty, Krishnendu
    [J]. 2013 IEEE 31ST VLSI TEST SYMPOSIUM (VTS), 2013,
  • [4] Microtechnology management considering test and cost aspects for stacked 3D ICs with MEMS
    Hahn, K.
    Wahl, M.
    Busch, R.
    Gruenewald, A.
    Brueck, R.
    [J]. NANOPHOTONICS AUSTRALASIA 2017, 2017, 10456
  • [5] Yield Improvement for 3D Wafer-to-Wafer Stacked ICs Using Wafer Matching
    Taouil, Mottaqiallah
    Hamdioui, Said
    Marinissen, Erik Jan
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2015, 20 (02)
  • [6] Quality versus Cost Analysis for 3D Stacked ICs
    Taouil, Mottaqiallah
    Hamdioui, Said
    Marinissen, Erik Jan
    [J]. 2014 IEEE 32ND VLSI TEST SYMPOSIUM (VTS), 2014,
  • [7] Test Cost Optimization Technique for the Pre-Bond Test of 3D ICs
    Chen, Yong-Xiao
    Huang, Yu-Jen
    Li, Jin-Fu
    [J]. 2012 IEEE 30TH VLSI TEST SYMPOSIUM (VTS), 2012, : 102 - 107
  • [8] Power Constraints Test Scheduling of 3D Stacked ICs
    Roy, Surajit Kumar
    Sengupta, Joy Sankar
    Giri, Chandan
    Rahaman, Hafizur
    [J]. 2013 8TH INTERNATIONAL DESIGN AND TEST SYMPOSIUM (IDT), 2013,
  • [9] Efficient Test Scheduling for Reusable BIST in 3D Stacked ICs
    Mohan, Navya
    Krishnan, Maya
    Rai, Sudhir Kumar
    MathuMeitha, M.
    Sivakalyan, S.
    [J]. 2017 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2017, : 1349 - 1355
  • [10] Uncertainty-Aware Robust Optimization of Test-Access Architectures for 3D Stacked ICs
    Deutsch, Sergej
    Chakrabarty, Krishnendu
    Marinissen, Erik Jan
    [J]. 2013 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2013,