共 50 条
- [1] A Novel Wafer Manipulation Method for Yield Improvement and Cost Reduction of 3D Wafer-on-Wafer Stacked ICs [J]. Journal of Electronic Testing, 2014, 30 : 57 - 75
- [2] A Novel Wafer Manipulation Method for Yield Improvement and Cost Reduction of 3D Wafer-on-Wafer Stacked ICs [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2014, 30 (01): : 57 - 75
- [3] Test-Cost Optimization and Test-Flow Selection for 3D-Stacked ICs [J]. 2013 IEEE 31ST VLSI TEST SYMPOSIUM (VTS), 2013,
- [4] Microtechnology management considering test and cost aspects for stacked 3D ICs with MEMS [J]. NANOPHOTONICS AUSTRALASIA 2017, 2017, 10456
- [6] Quality versus Cost Analysis for 3D Stacked ICs [J]. 2014 IEEE 32ND VLSI TEST SYMPOSIUM (VTS), 2014,
- [7] Test Cost Optimization Technique for the Pre-Bond Test of 3D ICs [J]. 2012 IEEE 30TH VLSI TEST SYMPOSIUM (VTS), 2012, : 102 - 107
- [8] Power Constraints Test Scheduling of 3D Stacked ICs [J]. 2013 8TH INTERNATIONAL DESIGN AND TEST SYMPOSIUM (IDT), 2013,
- [9] Efficient Test Scheduling for Reusable BIST in 3D Stacked ICs [J]. 2017 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2017, : 1349 - 1355
- [10] Uncertainty-Aware Robust Optimization of Test-Access Architectures for 3D Stacked ICs [J]. 2013 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2013,