Application of dynamically reconfigurable processors in digital signal processing

被引:0
|
作者
Mlinaric, Hrvoje [1 ]
Kovac, Mario [1 ]
Knezovic, Josip [1 ]
机构
[1] Univ Zagreb, Fac Elect Engn & Comp, Zagreb, Croatia
关键词
dynamically reconfigurable processor; YUV-RGB conversion; processor architectures;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The paper describes a new approach to processor construction, which combines a general purpose processor and a program reconfigurable device, as well as its implementation in digital signal processing applications. Significant flexibility and adaptability of such a processor is obtained through the possibility of varying the components of the processor architecture. A simple change of architecture enables easy adaptation to various applications in which such processors are used. Furthermore, to achieve even greater functionality, a dynamic adjustment of the processor is enabled, by enabling the change of function of individual processor components without the need to turn the processor off. The functionality change itself is conducted in such a way that it is made in a single clock, which allows for a great flexibility of the processor, increases the functionality and enables simple implementation in various applications. Such processor architecture is broadly used in embedded computer systems for various multimedia, encryption and digital signal applications.
引用
收藏
页码:343 / +
页数:2
相关论文
共 50 条
  • [1] Dynamically reconfigurable dataflow architecture for high-performance digital signal processing
    Voigt, S.
    Baesler, M.
    Teufel, T.
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2010, 56 (11) : 561 - 576
  • [2] A novel architecture of dynamically reconfigurable fused multiply–adder for digital signal processing
    Tsukahara A.
    Kanasugi A.
    [J]. Artificial Life and Robotics, 2014, 19 (3) : 233 - 238
  • [3] Digital signal processors for a signal processing laboratory
    Moreno, L
    Sigut, JF
    Merino, JJ
    Estévez, JI
    Sánchez, JL
    Brito, A
    [J]. IEEE TRANSACTIONS ON EDUCATION, 1999, 42 (03) : 192 - 199
  • [4] The application of reconfigurable processors to MEMS calibration and signal processing in inertial navigation systems
    Arrigo, JF
    Page, KJ
    Chau, PM
    [J]. SECOND ANNUAL IEEE INTERNATIONAL CONFERENCE ON INNOVATIVE SYSTEMS IN SILICON, 1997 PROCEEDINGS, 1997, : 136 - 143
  • [5] A survey on dynamically reconfigurable processors
    Amano, Hideharu
    [J]. IEICE TRANSACTIONS ON COMMUNICATIONS, 2006, E89B (12) : 3179 - 3187
  • [6] An application-tailored dynamically reconfigurable hardware architecture for digital baseband processing
    Becker, J
    Pionteck, T
    Glesner, M
    [J]. 13TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2000, : 341 - 346
  • [7] PROCESSORS FOR EMBEDDED DIGITAL SIGNAL PROCESSING
    Ibrahim, Dogan
    [J]. ELECTRONICS WORLD, 2011, 117 (1907): : 18 - 22
  • [8] Floating Point Acceleration for Stream Processing Applications in Dynamically Reconfigurable Processors
    Bauer, Lars
    Grudnitsky, Artjom
    Damschen, Marvin
    Kerekare, Srinivas Rao
    Henkel, Joerg
    [J]. 2015 13TH IEEE SYMPOSIUM ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA, 2015, : 5 - 6
  • [9] A Heterogeneous Digital Signal Processor for Dynamically Reconfigurable Computing
    Rossi, Davide
    Campi, Fabio
    Spolzino, Simone
    Pucillo, Stefano
    Guerrieri, Roberto
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (08) : 1615 - 1626
  • [10] DIGITAL SIGNAL PROCESSORS DO DIGITAL SIGNAL-PROCESSING BEST
    FAIR, D
    [J]. ELECTRONIC PRODUCTS MAGAZINE, 1990, 33 (07): : 37 - 41