An application-tailored dynamically reconfigurable hardware architecture for digital baseband processing

被引：1
|
作者：
Becker, J [1 ]
Pionteck, T [1 ]
Glesner, M [1 ]
机构：
[1] Darmstadt Univ Technol, Inst Microelect Syst, D-64283 Darmstadt, Germany
来源：
13TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS | 2000年
关键词：
D O I：
10.1109/SBCCI.2000.876052
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The various demands for future mobile communication systems present a set of challenging problems to system designers like power consumption, access mechanisms and different data rates. Moreover, the system has to be flexible enough in order to keep up with the evolving standards. This paper discusses a dynamically reconfigurable hardware architecture called DReAM (Dynamically Reconfigurable Architecture for future Mobile Communication Systems) whose architecture is tailored for the third generation of mobile communication system (3G). Its potential is shown with the implementation of a RAKE-Receiver.
引用
收藏
页码：341 / 346
页数：6
相关论文
共 50 条
  • [1] A parallel dynamically reconfigurable architecture designed for flexible application-tailored hardware/software systems in future mobile communication
    Becker, J
    Glesner, M
    [J]. JOURNAL OF SUPERCOMPUTING, 2001, 19 (01): : 105 - 127
  • [2] A Parallel Dynamically Reconfigurable Architecture Designed for Flexible Application-Tailored Hardware/Software Systems in Future Mobile Communication
    Jürgen Becker
    Manfred Glesner
    [J]. The Journal of Supercomputing, 2001, 19 : 105 - 127
  • [3] A parallel dynamically reconfigurable architecture designed for flexible application-tailored hardware/software systems in future mobile communication (vol 19, pg 105, 2001)
    Becker, J
    Alsolaim, A
    Glesner, M
    Starzyk, J
    [J]. JOURNAL OF SUPERCOMPUTING, 2002, 23 (01): : 132 - 132
  • [4] An Application-Tailored Approach to Hardware Cache Coherence
    Shriraman, Arrvindh
    Zhao, Hongzhou
    Dwarkadas, Sandhya
    [J]. COMPUTER, 2013, 46 (10) : 40 - 47
  • [5] Dynamically reconfigurable solution in the digital baseband processing for future mobile radio devices
    Alsolaim, A
    Starzyk, J
    [J]. PROCEEDINGS OF THE 33RD SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY, 2001, : 221 - 226
  • [6] Reconfigurable baseband processing architecture for communication
    Lu, W. Q.
    Zhao, S.
    Zhou, X. F.
    Ren, J. Y.
    Sobelman, G. E.
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2011, 5 (01): : 63 - 72
  • [7] Application of dynamically reconfigurable processors in digital signal processing
    Mlinaric, Hrvoje
    Kovac, Mario
    Knezovic, Josip
    [J]. SIGMAP 2006: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND MULTIMEDIA APPLICATIONS, 2006, : 343 - +
  • [8] Erratum: A parallel dynamically reconfigurable architecture designed for flexible application-tailored hardware/software systems in future mobile communication (The Journal of Supercomputing (May 2001) 19:1 (105-127))
    Becker, Jurgen
    Alsolaim, Ahmad
    Glesner, Manfred
    Starzyk, Janusz
    [J]. Journal of Supercomputing, 2002, 23 (01): : 132 - 132
  • [9] Dynamically Reconfigurable FFT Processor for Flexible OFDM Baseband Processing
    Ferreira, Mario Lopes
    Barahimi, Amin
    Ferreira, Joao Canas
    [J]. 2016 11TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), 2016,
  • [10] Architecture and application of a dynamically reconfigurable hardware array for future mobile communication systems
    Alsolaim, A
    Becker, J
    Glesner, M
    Starzyk, J
    [J]. 2000 IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2000, : 205 - 214
12345