Application of dynamically reconfigurable processors in digital signal processing

被引:0
|
作者
Mlinaric, Hrvoje [1 ]
Kovac, Mario [1 ]
Knezovic, Josip [1 ]
机构
[1] Univ Zagreb, Fac Elect Engn & Comp, Zagreb, Croatia
关键词
dynamically reconfigurable processor; YUV-RGB conversion; processor architectures;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The paper describes a new approach to processor construction, which combines a general purpose processor and a program reconfigurable device, as well as its implementation in digital signal processing applications. Significant flexibility and adaptability of such a processor is obtained through the possibility of varying the components of the processor architecture. A simple change of architecture enables easy adaptation to various applications in which such processors are used. Furthermore, to achieve even greater functionality, a dynamic adjustment of the processor is enabled, by enabling the change of function of individual processor components without the need to turn the processor off. The functionality change itself is conducted in such a way that it is made in a single clock, which allows for a great flexibility of the processor, increases the functionality and enables simple implementation in various applications. Such processor architecture is broadly used in embedded computer systems for various multimedia, encryption and digital signal applications.
引用
收藏
页码:343 / +
页数:2
相关论文
共 50 条
  • [41] DIGITAL SIGNAL PROCESSORS
    DETTMER, R
    [J]. ELECTRONICS AND POWER, 1986, 32 (02): : 124 - 128
  • [42] Digital signal processors
    V. Rajaraman
    [J]. Resonance, 1999, 4 (6) : 57 - 66
  • [43] DIGITAL SIGNAL PROCESSORS
    LEONARD, M
    [J]. ELECTRONIC DESIGN, 1988, 36 (23) : 161 - &
  • [44] DIGITAL SIGNAL PROCESSORS
    MAGYAR, A
    LACROIX, A
    [J]. KYBERNETIKA, 1990, 26 (03) : 206 - 220
  • [45] Timing analysis of an optically differential reconfigurable gate array for dynamically reconfigurable processors
    Watanabe, M
    Kobayashi, F
    [J]. ERSA '04: THE 2004 INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2004, : 311 - 311
  • [46] Reconfigurable Spatiotemporal Optical Signal Processors
    Zhou, Yi
    Zhan, Junjie
    Shao, Yifan
    Wang, Yubo
    Dang, Yongdi
    Zhang, Sen
    Hernandez-Figueroa, Hugo E. E.
    Ma, Yungui
    [J]. ADVANCED OPTICAL MATERIALS, 2023, 11 (21):
  • [47] Dynamically reconfigurable solution in the digital baseband processing for future mobile radio devices
    Alsolaim, A
    Starzyk, J
    [J]. PROCEEDINGS OF THE 33RD SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY, 2001, : 221 - 226
  • [48] A context dependent clock control mechanism for dynamically reconfigurable processors
    Amano, H.
    Hasegawa, Y.
    Abe, S.
    Ishikawa, K.
    Tsutsumi, S.
    Kurotaki, S.
    Nakamura, T.
    Nishimura, T.
    [J]. 2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 575 - 580
  • [49] Application of MATLAB in Digital Signal Processing
    Liao, Cai
    Song, Yimei
    Yue, Weiwei
    Zhou, Dongbo
    Liu, Danping
    [J]. MECHATRONICS AND INTELLIGENT MATERIALS II, PTS 1-6, 2012, 490-495 : 182 - 185
  • [50] A self-test of dynamically reconfigurable processors with test frames
    Inoue, Tomoo
    Fujii, Takashi
    Ichihara, Hideyuki
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2008, E91D (03): : 756 - 762