A 15Gb/s AC-coupled VCSEL Driver with Waveform Shaping in 65nm CMOS

被引：0
|
作者：
Kozlov, Victor [1 ]
Carusone, Anthony Chan [1 ]
机构：
[1] Univ Toronto, Edward S Rogers Sr Dept Elect & Comp Engn, Toronto, ON, Canada
来源：
2015 IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM (CSICS) | 2015年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A Vertical Cavity Surface Emitting Laser (VCSEL) driver in 65nm CMOS selectively-enables parallel low-power CMOS drivers to shape the output current waveforms and compensate VCSEL nonlinearities. The CMOS waveform-shaping drivers are AC-coupled allowing them to operate from a 1-V supply to save power, while parallel low-frequency paths provide programmable DC biasing from a 3-V supply. The measured VCSEL driver is able to achieve 15Gb/s with up to 5.1dBm OMA at a total power dissipation of 60mW, or 2.1dBm OMA at 28mW corresponding to 1.9pJ/bit. The driver occupies 250 x 160 mu m including the on-die AC-coupling.
引用
收藏
页数：4
相关论文
共 50 条
  • [41] Developments of two 4 x 10 Gb/s VCSEL array drivers in 65 nm CMOS for HEP experiments
    Guo, D.
    Gong, D.
    Xiang, A. C.
    Moreira, P.
    Kulis, S.
    Chen, J.
    Hou, S.
    Liu, C.
    Liu, T.
    Prosser, A.
    He, H.
    Sun, Q.
    Wang, J.
    Yang, D.
    Ye, J.
    Zhou, W.
    JOURNAL OF INSTRUMENTATION, 2017, 12
  • [42] A 2 x 22Gb/s SFI5.2 CDR/Deserializer in 65nm CMOS Technology
    Nedovic, Nikola
    Parikh, Samir
    Kristensson, Anders
    Tzartzanis, Nestoras
    Walker, William
    Reddy, Subodh
    Tamura, Hirotaka
    McLeod, Scott
    Yamamoto, Takuji
    Doi, Yoshiyasu
    Ogawa, Junji
    Kibune, Masaya
    Shibasaki, Takayuki
    Hamada, Takayuki
    Tomita, Yasumoto
    Ikeuchi, Tadashi
    Kuwata, Naoki
    2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2009, : 10 - +
  • [43] A Zero-IF 60GHz Transceiver in 65nm CMOS with > 3.5Gb/s Links
    Tomkins, A.
    Aroca, R. A.
    Yamamo, T.
    Nicolson, S. T.
    Doi, Y.
    Voinigescu, S. P.
    PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 471 - +
  • [44] A 13.5Gb/s 20.5dB Adaptive Equalizer With Simplified Overshoot Control in 65nm CMOS
    You, Sheng-Kai
    Wei, Wey-Tin
    Tsai, Chia-Ming
    Sang, Tzu-Hsien
    2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
  • [45] A 6.72-Gb/s, 8pJ/bit/iteration WPAN LDPC Decoder in 65nm CMOS
    Chen, Zhixiang
    Peng, Xiao
    Zhao, Xiongxin
    Okamura, Leona
    Zhou, Dajiang
    Goto, Satoshi
    2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2013, : 87 - 88
  • [46] A 10-Gb/s6-Vpp Differential Modulator Driver in 65-nm CMOS
    Kim, Yoonsoo
    Bae, Woorham
    Jeong, Deog-Kyoon
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1869 - 1872
  • [47] A 10Gb/s Speculative Decision Feedback Equalizer with a Novel Implementation of Adaption in 65nm CMOS Technology
    Yuan, Shuai
    Wang, Ziqiang
    Zheng, Xuqiang
    Wu, Liji
    Zhang, Chun
    Wang, Zhihua
    2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
  • [48] A 3-to-10Gb/s 5.75pJ/b Transceiver with Flexible Clocking in 65nm CMOS
    Nandwana, Romesh Kumar
    Saxena, Saurabh
    Elkholy, Ahmed
    Talegaonkar, Mrunmay
    Zhu, Junheng
    Choi, Woo-Seok
    Elmallah, Ahmed
    Hanumolu, Pavan Kumar
    2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2017, : 492 - 492
  • [49] A 10 Gb/s Voltage Swing Level Controlled Output Driver in 65-nm CMOS Technology
    Kim, Taeho
    Jeong, Deog-Kyoon
    2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 53 - 56
  • [50] A 16/32 Gb/s Dual-Mode NRZ/PAM4 SerDes in 65nm CMOS
    Roshan-Zamir, Ashkan
    Elhadidy, Osama
    Yang, Hae-Woong
    Palermo, Samuel
    2016 IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM (CSICS), 2016, : 130 - 133
12345