A 15Gb/s AC-coupled VCSEL Driver with Waveform Shaping in 65nm CMOS

被引：0

作者：

Kozlov, Victor ^{[1
]}

Carusone, Anthony Chan ^{[1
]}

机构：

[1] Univ Toronto, Edward S Rogers Sr Dept Elect & Comp Engn, Toronto, ON, Canada

来源：

2015 IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM (CSICS) | 2015年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A Vertical Cavity Surface Emitting Laser (VCSEL) driver in 65nm CMOS selectively-enables parallel low-power CMOS drivers to shape the output current waveforms and compensate VCSEL nonlinearities. The CMOS waveform-shaping drivers are AC-coupled allowing them to operate from a 1-V supply to save power, while parallel low-frequency paths provide programmable DC biasing from a 3-V supply. The measured VCSEL driver is able to achieve 15Gb/s with up to 5.1dBm OMA at a total power dissipation of 60mW, or 2.1dBm OMA at 28mW corresponding to 1.9pJ/bit. The driver occupies 250 x 160 mu m including the on-die AC-coupling.

引用

页数：4

共 50 条

[21] 56Gb/s PAM-4 VCSEL Transmitter With Quarter-Rate Forwarded Clock Using 65nm CMOS Circuits
Hwang, Jeongho
Do, Hyungrok
Choi, Hong-Seok
Jeong, Gyu-Seob
Koh, Daehyun
Kim, Sungwoo
Jeong, Deog-Kyoon
2019 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXHIBITION (OFC), 2019,
[22] A 32Gb/s-NRZ, 15GBaud/s-PAM4 DFB Laser Driver with Active Back-Termination in 65nm CMOS
Yin, Bozhi
Qi, Nan
Shi, Jingbo
Xiao, Xi
Chen, Daigao
Li, Miaofeng
Li, Zhiyong
Du, Jiangbing
He, Zuyuan
Bai, Rui
Wang, Yi
Zheng, Jun
Chang, Fred
Zhang, Huanlin
Chiang, Patrick Yin
2017 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2017, : 264 - 267
[23] A 2x22.3Gb/s SFI5.2 SerDes in 65nm CMOS
Nedovic, N.
Kristensson, A.
Parikh, S.
Reddy, S.
Walker, W.
McLeod, S.
Tzartzanis, N.
Tamura, H.
Kanda, K.
Yamamoto, T.
Matsubara, S.
Kibune, M.
Doi, Y.
Ide, S.
Tsunoda, Y.
Yamabana, T.
Shibasaki, T.
Tomita, Y.
Hamada, T.
Sugawara, M.
Ogawa, J.
Ikeuchi, T.
Kuwata, N.
2009 ANNUAL IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM - 2009 IEEE CSIC SYMPOSIUM, TECHNICAL DIGEST 2009, 2009, : 161 - +
[24] A 6.4 Gb/s Source Synchronous Receiver Core with Variable Offset Equalizer in 65nm CMOS
Yu, Kunzhi
Zheng, Xuqiang
Huang, Ke
Xuan, Ma
Wang, Ziqiang
Zhang, Chun
Wang, Zhihua
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
[25] A 32-to-48Gb/s Serializing Transmitter Using Multiphase Sampling in 65nm CMOS
Hafez, Amr Amin
Chen, Ming-Shuan
Yang, Chih-Kong Ken
2013 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2013, 56 : 38 - U1252
[26] A 6.4 Gb/s Source Synchronous Receiver Core with Variable Offset Equalizer in 65nm CMOS
Yu, Kunzhi
Zheng, Xuqiang
Huang, Ke
Xuan, Ma
Wang, Ziqiang
Zhang, Chun
Wang, Zhihua
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
[27] A 60Gb/s 173mW Receiver Frontend in 65nm CMOS Technology
Han, Jaeduk
Lu, Yue
Sutardja, Nicholas
Jung, Kwangmo
Alon, Elad
2015 SYMPOSIUM ON VLSI CIRCUITS (VLSI CIRCUITS), 2015,
[28] 5 Gb/s Optical Transceiver for MEMS Tunable HCG-VCSEL in 65 nm CMOS Sean
Quintans, Sean Kane Lloyd M.
Narcida, Francesca Bea, V
Tordesillas, Janette Eira A.
Sabino, Maria Patricia Rouelli G.
Alvarez, Anastacia B.
de Leon, Maria Theresa G.
Hizon, John Richard E.
Santos, Christopher G.
Rosales, Marc D.
2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 47 - 48
[29] A 54-mW 8-Gbit/s VCSEL driver in a 65-nm CMOS technology
Liang, F.
Lu, W.
Chen, J.
Deng, B.
Gong, D.
Guo, D.
Jin, G.
Li, X.
Liang, H.
Liu, C.
Liu, G.
Wang, Z.
Xiang, A.
Xu, T.
Ye, J.
Liu, T.
JOURNAL OF INSTRUMENTATION, 2014, 9
[30] A Sub-1pJ/bit Laser Power Independent 32Gb/s Silicon Photonic EAM Driver in 65nm CMOS
Mishra, Shubham
Saxena, Vishal
2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,

← 1 2 3 4 5 →