Wafer Level 3D Stacking using Smart Cut™ and Metal-Metal Direct Bonding Technology

被引:3
|
作者
Di Cioccio, L. [1 ]
Radu, I.
Baudin, F. [1 ]
Mounier, A. [1 ]
Lacave, T. [1 ]
Delaye, V. [1 ]
Imbert, B. [1 ]
Chevalier, N. [1 ]
Mariolle, D. [1 ]
Thieffry, S. [2 ]
Mazen, F. [1 ]
Gaudin, G. [2 ]
Signamarcheix, T. [1 ]
机构
[1] CEA Grenoble, LETI, MINATEC Campus,17 Rue Martyrs, F-38054 Grenoble 9, France
[2] SOITEC, Parc Technol Fontaines, F-38926 Crolles, France
关键词
SILICON-ON-INSULATOR;
D O I
10.1149/05007.0169ecst
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
While significant research effort on various planar approaches, the 3D vertical IC stacking is undoubtedly gaining increasing momentum as a leading contender in the challenge to meet performance, cost, and size demands through this decade and beyond. The Smart Cut (TM) technology allowing the stack of very thin layers with direct bonding is one of the emerging technologies in this field. In this paper, the Smart Cut (TM) technology using low temperature metal direct bonding (allowing direct vertical integration) is demonstrated.
引用
收藏
页码:169 / 175
页数:7
相关论文
共 50 条
  • [31] Wafer-level 3D integration technology
    Koester, S. J.
    Young, A. M.
    Yu, R. R.
    Purushothaman, S.
    Chen, K. -N.
    La Tulipe, D. C., Jr.
    Rana, N.
    Shi, L.
    Wordeman, M. R.
    Sprogis, E. J.
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2008, 52 (06) : 583 - 597
  • [32] 3D interconnection using copper direct hybrid bonding for GaN on silicon wafer
    Dubarry, C.
    Arnaud, L.
    Munoz, M. L. Calvo
    Mauguen, G.
    Moreau, S.
    Crochemore, R.
    Bresson, N.
    Aventurier, B.
    2021 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2021,
  • [33] Modelling and characterization on wafer to wafer hybrid bonding technology for 3D IC packaging
    Ji, L.
    Che, F. X.
    Ji, H. M.
    Li, H. Y.
    Kawano, M.
    2019 IEEE 21ST ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2019, : 87 - 94
  • [34] CMOS: compatible wafer bonding for MEMS and wafer-level 3D integration
    Dragoi, Viorel
    Pabo, Eric
    Burggraf, Juergen
    Mittendorfer, Gerald
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2012, 18 (7-8): : 1065 - 1075
  • [35] Metal Film Bridge with TSV-based 3D Wafer Level Packaging
    Guo, Yunlong
    Lou, Wenzhong
    Ding, Xuran
    2015 IEEE 10TH INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS (NEMS), 2015, : 430 - 434
  • [36] CMOS: compatible wafer bonding for MEMS and wafer-level 3D integration
    Viorel Dragoi
    Eric Pabo
    Jürgen Burggraf
    Gerald Mittendorfer
    Microsystem Technologies, 2012, 18 : 1065 - 1075
  • [37] 3D Metal Printing Technology
    Duda, Thomas
    Raghavan, L. Venkat
    IFAC PAPERSONLINE, 2016, 49 (29): : 103 - 110
  • [38] Metal 3D printing technology
    Wang, Bao-Qi, 2018, Chongqing Wujiu Periodicals Press (47):
  • [39] High Density metal alloy Interconnections Using Novel Wafer Bonding Approach For 3D IC Packaging Applications
    Kumar, C. Hemanth
    Bonam, Satish
    Vanjari, Siva Rama Krishna
    Singh, Shiv Govind
    2018 IEEE 20TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2018, : 625 - 628
  • [40] Thermosonic direct Cu pillar bonding for 3D die stacking
    A. Roshanghias
    A. Rodrigues
    S. Schwarz
    A. Steiger-Thirsfeld
    SN Applied Sciences, 2020, 2