CMOS Op-Amp Power Optimization in All Regions of Inversion Using Geometric Programming

被引：0
|
作者：
Aguirre, Pablo [1 ]
Silveira, Fernando [1 ]
机构：
[1] Univ Republica, Inst Ing Elect, Fac Ingn, Montevideo, Uruguay
来源：
SBCCI 2008: 21ST SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS | 2008年
关键词：
Analog; Automatic Design; CMOS; Geometric Programming; Optimization;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper Geometric Programming is successfully applied to the power optimization of CMOS operational amplifiers using a model valid in all regions of inversion (weak, moderate and strong), which assures a true globally optimal design. A complete transistor model presents some problems on the formulation of the Geometric Program. We will show in this paper that in the case of power optimization, a careful analysis of the physical meaning of the conflicting model equations, allow us to overcome these problems in a simple and efficient way. The proposed algorithm is tested in several cases for a Miller amplifier, showing how the optimum inversion level spans all the inversion regions as the target bandwidth changes.
引用
收藏
页码：152 / 157
页数：6
相关论文
共 50 条
  • [41] A self-biased high performance folded cascode CMOS op-amp
    Mandal, P
    Visvanathan, V
    [J]. TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 429 - 434
  • [42] Slew-Rate Enhancement for a Low-Power Two Stage CMOS OP-AMP in Nanometer Regime
    Gupta, Pragati
    Khandelwal, Saurabh
    Akashe, Shyam
    [J]. JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2016, 11 (04): : 313 - 321
  • [43] A Low Power Miller Compensation Technique for Two Stage Op-amp in 65nm CMOS Technology
    Nagulapalli, R.
    Hayatleh, K.
    Barker, S.
    Reddy, B. Naresh Kumar
    Seetharamulu, B.
    [J]. 2019 10TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), 2019,
  • [44] Ultra high gain CMOS Op-Amp design using self-cascoding and positive feedback
    Chakraborty, Subhra
    Pandey, Abhishek
    Nath, Vijay
    [J]. MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2017, 23 (03): : 541 - 552
  • [45] Voltage Buffer Compensation using Flipped Voltage Follower in a Two-Stage CMOS Op-amp
    Pakala, Sri Harsh
    Manda, Mahender
    Surkanti, Punith R.
    Garimella, Annajirao
    Furth, Paul M.
    [J]. 2015 IEEE 58TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2015,
  • [46] An efficient design of CMOS comparator and folded cascode op-amp circuits using particle swarm optimization with an aging leader and challengers algorithm
    Bishnu Prasad De
    R. Kar
    D. Mandal
    S. P. Ghoshal
    [J]. International Journal of Machine Learning and Cybernetics, 2016, 7 : 325 - 344
  • [47] An efficient design of CMOS comparator and folded cascode op-amp circuits using particle swarm optimization with an aging leader and challengers algorithm
    De, Bishnu Prasad
    Kar, R.
    Mandal, D.
    Ghoshal, S. P.
    [J]. INTERNATIONAL JOURNAL OF MACHINE LEARNING AND CYBERNETICS, 2016, 7 (02) : 325 - 344
  • [48] Ultra high gain CMOS Op-Amp design using self-cascoding and positive feedback
    Subhra Chakraborty
    Abhishek Pandey
    Vijay Nath
    [J]. Microsystem Technologies, 2017, 23 : 541 - 552
  • [49] Design Automation of CMOS Op-Amps Using Statistical Geometric Programming
    Chowdhury, Sangjukta R.
    Bhardwaj, Sumit
    Kitchen, Jennifer
    [J]. 2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 1575 - 1579
  • [50] PHONO PRE-AMP USING FERRANTI ZN 424 OP-AMP
    RICE, Q
    [J]. ELECTRONIC ENGINEERING, 1979, 51 (632): : 19 - 19
12345